Robust design of digital circuits on foil /:
A practical guide to the theory and applications of TFT technologies and circuit designs for those in academia and in industry.
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Cambridge :
Cambridge University Press,
2016.
|
| Schlagworte: | |
| Online-Zugang: | DE-862 DE-863 |
| Zusammenfassung: | A practical guide to the theory and applications of TFT technologies and circuit designs for those in academia and in industry. |
| Beschreibung: | 1 online resource |
| Bibliographie: | Includes bibliographical references and index. |
| ISBN: | 9781316657706 1316657701 9781316657355 1316657353 9781316656303 1316656306 |
Internformat
MARC
| LEADER | 00000cam a2200000 a 4500 | ||
|---|---|---|---|
| 001 | ZDB-4-EBA-ocn958454885 | ||
| 003 | OCoLC | ||
| 005 | 20250103110447.0 | ||
| 006 | m o d | ||
| 007 | cr |n||||||||| | ||
| 008 | 160916s2016 enk ob 001 0 eng d | ||
| 040 | |a IDEBK |b eng |e pn |c IDEBK |d YDX |d N$T |d EBLCP |d COO |d OCLCQ |d UIU |d IDEBK |d CSAIL |d OCLCQ |d IDB |d CNCGM |d OCLCQ |d U3W |d OCLCF |d OCLCO |d OCLCQ |d OTZ |d OCLCQ |d WYU |d LVT |d LEAUB |d UKAHL |d OCLCQ |d OCLCO |d OCLCQ |d OCLCO |d OCLCL |d TMA |d OCLCL |d OCLCQ |d CLOUD |d OCLCO | ||
| 019 | |a 958357313 |a 958783459 |a 959273872 |a 959535177 |a 959950332 |a 960086995 |a 960087699 | ||
| 020 | |a 9781316657706 |q (electronic bk.) | ||
| 020 | |a 1316657701 |q (electronic bk.) | ||
| 020 | |a 9781316657355 |q (electronic bk.) | ||
| 020 | |a 1316657353 |q (electronic bk.) | ||
| 020 | |a 9781316656303 | ||
| 020 | |a 1316656306 | ||
| 020 | |z 9781316411483 | ||
| 020 | |z 1316411486 | ||
| 020 | |z 9781107127012 | ||
| 020 | |z 1107127017 | ||
| 035 | |a (OCoLC)958454885 |z (OCoLC)958357313 |z (OCoLC)958783459 |z (OCoLC)959273872 |z (OCoLC)959535177 |z (OCoLC)959950332 |z (OCoLC)960086995 |z (OCoLC)960087699 | ||
| 037 | |a 954941 |b MIL | ||
| 050 | 4 | |a TK7868.L6 |b M96 2016 | |
| 072 | 7 | |a TEC |x 009070 |2 bisacsh | |
| 082 | 7 | |a 621.39/5 |2 23 | |
| 084 | |a TEC008010 |2 bisacsh | ||
| 049 | |a MAIN | ||
| 100 | 1 | |a Myny, Kris, |d 1980- |e author. |1 https://id.oclc.org/worldcat/entity/E39PCjCCC7R3g77D4ktv33tWj3 |0 http://id.loc.gov/authorities/names/n2016001528 | |
| 245 | 1 | 0 | |a Robust design of digital circuits on foil / |c Kris Myny, Jan Genoe, Wim Dehaene. |
| 260 | |a Cambridge : |b Cambridge University Press, |c 2016. | ||
| 300 | |a 1 online resource | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 588 | 0 | |a Online resource; title from PDF title page (EBSCO, viewed September 19, 2016). | |
| 504 | |a Includes bibliographical references and index. | ||
| 505 | 0 | |a Cover; Half-title; Title page; Copyright information; Epigraph; Table of contents; Preface; List of abbreviations; 1 Thin-Film Transistor Technologies on the Move? From Backplane Driver to Ubiquitous Circuit Enabler?; 1.1 Backplanes for Active Matrix Displays; 1.1.1 Amorphous Silicon; 1.1.2 Low-Temperature Polycrystalline Silicon; 1.1.3 Organic Thin-Film Transistors; 1.1.4 Metal-Oxide Thin-Film Transistors; 1.1.5 Current TFT Technology Overview; 1.1.6 Options for Flexible Displays; 1.2 Large Area Sensors and Circuits (On Foil); 2 Organic and Metal-Oxide Thin-Film Transistors. | |
| 505 | 8 | |a 2.1 Device Configurations2.2 Operation Principle; 2.2.1 Operation Principle of a Single-Gate Transistor; 2.2.2 Technology Options for Multiple Threshold Voltages; 2.3 Typical Layout Rules in the Technologies Used in This Book; 2.4 Technologies Used in This Book; 2.4.1 Organic p-Type Technology of Polymer Vision; 2.4.2 Organic p-Type Dual-Gate Technology of Polymer Vision; 2.4.3 Pentacene (p-Type) Thin-Film Transistors on Al2O3 as Gate Dielectric; 2.4.4 a-IGZO (n-Type) Technology on Al2O3 as Gate Dielectric; 2.4.5 Hybrid Complementary Organic/Metal-Oxide Technology. | |
| 505 | 8 | |a 2.4.6 Hybrid Complementary Organic/Metal-Oxide Technology on PEN-Foil2.5 Trends in Circuit Integration; 2.5.1 Display Periphery; 2.5.2 Digital Logic; 2.5.3 Analog Circuits; 2.6 Summary; 3 Basic Gates; 3.1 Figures-of-Merit; 3.2 Logic Families; 3.3 Unipolar Logic; 3.3.1 Single VT, Depletion-Load, or Zero-VGS-Load Logic; 3.3.1.1 VTC of the Zero-VGS-Load Inverter; 3.3.1.2 Static Parameters of the Zero-VGS-Load Inverter; VM; Gain; 3.3.1.3 Dynamic Behavior of the Zero-VGS-Load Inverter; Study of the Zero-VGS-Load Capacitors; 3.3.2 Dual VT, Zero-VGS-Load Logic by Dual-Gate TFTs. | |
| 505 | 8 | |a 3.3.2.1 VTC of a Dual-VT Zero-VGS-Load Inverter3.3.2.2 Dual-Gate Zero-VGS-Load Inverter; 3.3.2.3 Optimized Dual-Gate Zero-VGS-Load Inverter; 3.3.3 Single VT, Enhancement-Load, or Diode-Load Logic; 3.3.3.1 VTC of the Diode-Load Inverter; 3.3.3.2 Static Behavior of the Diode-Load Inverter; VM; Gain; 3.3.3.3 Dynamic Behavior of the Diode-Load Inverter; Study of the Diode-Load Capacitances; 3.3.4 Dual VT, Diode-Load Logic in Dual-Gate Technologies; 3.4 Complementary Logic; 3.4.1 VTC of the Complementary Inverter; 3.4.2 Static Behavior of the Complementary Inverter; 3.4.2.1 VM; 3.4.2.2 Gain. | |
| 505 | 8 | |a 3.4.3 Dynamic Behavior of the Complementary Inverter3.4.3.1 Study of the Complementary Inverter Capacitances; 3.5 Conclusions; 3.6 Suggestions to Improve the Inverter Performance; 3.6.1 Level-Shifter; 3.6.2 Self-Aligned Technology; 4 Variability; 4.1 Classifications; 4.2 Sources of Process Variation; 4.2.1 Semiconductor; 4.2.1.1 Dielectric; 4.2.2 Contacts; 4.2.3 Foil; 4.3 Influence of Parameter Variation on the Yield of Logic Circuits; 4.4 How to Cope with WID and D2D Parameter Variations; 4.4.1 Designing with WID Variations; 4.4.2 Designing with D2D Variations -- Corner Analysis. | |
| 520 | |a A practical guide to the theory and applications of TFT technologies and circuit designs for those in academia and in industry. | ||
| 650 | 0 | |a Logic circuits. |0 http://id.loc.gov/authorities/subjects/sh85078116 | |
| 650 | 0 | |a Flexible electronics |x Materials. | |
| 650 | 0 | |a Thin film transistors. |0 http://id.loc.gov/authorities/subjects/sh93004730 | |
| 650 | 0 | |a Digital electronics. |0 http://id.loc.gov/authorities/subjects/sh85037976 | |
| 650 | 0 | |a Metal foils. |0 http://id.loc.gov/authorities/subjects/sh85084056 | |
| 650 | 6 | |a Circuits logiques. | |
| 650 | 6 | |a Électronique flexible |x Matériaux. | |
| 650 | 6 | |a Transistors à couches minces. | |
| 650 | 6 | |a Électronique numérique. | |
| 650 | 6 | |a Feuilles de métal. | |
| 650 | 7 | |a foil (metal by form) |2 aat | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Mechanical. |2 bisacsh | |
| 650 | 7 | |a Digital electronics |2 fast | |
| 650 | 7 | |a Logic circuits |2 fast | |
| 650 | 7 | |a Metal foils |2 fast | |
| 650 | 7 | |a Thin film transistors |2 fast | |
| 655 | 0 | |a Electronic books. | |
| 700 | 1 | |a Genoe, Jan, |d 1965- |e author. |1 https://id.oclc.org/worldcat/entity/E39PCjKJkYP8W3bxtrxXg6k79C |0 http://id.loc.gov/authorities/names/n2016001525 | |
| 700 | 1 | |a Dehaene, Wim, |e author. |1 https://id.oclc.org/worldcat/entity/E39PCjJYfDfWjJ3Mw49d4wTPwC |0 http://id.loc.gov/authorities/names/nb2009020730 | |
| 776 | 0 | 8 | |i Print version: |a Myny, Kris, 1980- |t Robust design of digital circuits on foil. |d Cambridge : Cambridge University Press, 2016 |z 9781107127012 |z 1107127017 |w (DLC) 2015047185 |w (OCoLC)933713815 |
| 966 | 4 | 0 | |l DE-862 |p ZDB-4-EBA |q FWS_PDA_EBA |u https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=1296547 |3 Volltext |
| 966 | 4 | 0 | |l DE-863 |p ZDB-4-EBA |q FWS_PDA_EBA |u https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=1296547 |3 Volltext |
| 938 | |a cloudLibrary |b CLDL |n 9781316658055 | ||
| 938 | |a Askews and Holts Library Services |b ASKH |n AH33404635 | ||
| 938 | |a Askews and Holts Library Services |b ASKH |n AH31827762 | ||
| 938 | |a Askews and Holts Library Services |b ASKH |n AH31772828 | ||
| 938 | |a EBL - Ebook Library |b EBLB |n EBL4620892 | ||
| 938 | |a EBSCOhost |b EBSC |n 1296547 | ||
| 938 | |a ProQuest MyiLibrary Digital eBook Collection |b IDEB |n cis35943240 | ||
| 938 | |a YBP Library Services |b YANK |n 13161776 | ||
| 938 | |a YBP Library Services |b YANK |n 13172167 | ||
| 938 | |a YBP Library Services |b YANK |n 13171232 | ||
| 994 | |a 92 |b GEBAY | ||
| 912 | |a ZDB-4-EBA | ||
| 049 | |a DE-862 | ||
| 049 | |a DE-863 | ||
Datensatz im Suchindex
| DE-BY-FWS_katkey | ZDB-4-EBA-ocn958454885 |
|---|---|
| _version_ | 1829095081017081856 |
| adam_text | |
| any_adam_object | |
| author | Myny, Kris, 1980- Genoe, Jan, 1965- Dehaene, Wim |
| author_GND | http://id.loc.gov/authorities/names/n2016001528 http://id.loc.gov/authorities/names/n2016001525 http://id.loc.gov/authorities/names/nb2009020730 |
| author_facet | Myny, Kris, 1980- Genoe, Jan, 1965- Dehaene, Wim |
| author_role | aut aut aut |
| author_sort | Myny, Kris, 1980- |
| author_variant | k m km j g jg w d wd |
| building | Verbundindex |
| bvnumber | localFWS |
| callnumber-first | T - Technology |
| callnumber-label | TK7868 |
| callnumber-raw | TK7868.L6 M96 2016 |
| callnumber-search | TK7868.L6 M96 2016 |
| callnumber-sort | TK 47868 L6 M96 42016 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| collection | ZDB-4-EBA |
| contents | Cover; Half-title; Title page; Copyright information; Epigraph; Table of contents; Preface; List of abbreviations; 1 Thin-Film Transistor Technologies on the Move? From Backplane Driver to Ubiquitous Circuit Enabler?; 1.1 Backplanes for Active Matrix Displays; 1.1.1 Amorphous Silicon; 1.1.2 Low-Temperature Polycrystalline Silicon; 1.1.3 Organic Thin-Film Transistors; 1.1.4 Metal-Oxide Thin-Film Transistors; 1.1.5 Current TFT Technology Overview; 1.1.6 Options for Flexible Displays; 1.2 Large Area Sensors and Circuits (On Foil); 2 Organic and Metal-Oxide Thin-Film Transistors. 2.1 Device Configurations2.2 Operation Principle; 2.2.1 Operation Principle of a Single-Gate Transistor; 2.2.2 Technology Options for Multiple Threshold Voltages; 2.3 Typical Layout Rules in the Technologies Used in This Book; 2.4 Technologies Used in This Book; 2.4.1 Organic p-Type Technology of Polymer Vision; 2.4.2 Organic p-Type Dual-Gate Technology of Polymer Vision; 2.4.3 Pentacene (p-Type) Thin-Film Transistors on Al2O3 as Gate Dielectric; 2.4.4 a-IGZO (n-Type) Technology on Al2O3 as Gate Dielectric; 2.4.5 Hybrid Complementary Organic/Metal-Oxide Technology. 2.4.6 Hybrid Complementary Organic/Metal-Oxide Technology on PEN-Foil2.5 Trends in Circuit Integration; 2.5.1 Display Periphery; 2.5.2 Digital Logic; 2.5.3 Analog Circuits; 2.6 Summary; 3 Basic Gates; 3.1 Figures-of-Merit; 3.2 Logic Families; 3.3 Unipolar Logic; 3.3.1 Single VT, Depletion-Load, or Zero-VGS-Load Logic; 3.3.1.1 VTC of the Zero-VGS-Load Inverter; 3.3.1.2 Static Parameters of the Zero-VGS-Load Inverter; VM; Gain; 3.3.1.3 Dynamic Behavior of the Zero-VGS-Load Inverter; Study of the Zero-VGS-Load Capacitors; 3.3.2 Dual VT, Zero-VGS-Load Logic by Dual-Gate TFTs. 3.3.2.1 VTC of a Dual-VT Zero-VGS-Load Inverter3.3.2.2 Dual-Gate Zero-VGS-Load Inverter; 3.3.2.3 Optimized Dual-Gate Zero-VGS-Load Inverter; 3.3.3 Single VT, Enhancement-Load, or Diode-Load Logic; 3.3.3.1 VTC of the Diode-Load Inverter; 3.3.3.2 Static Behavior of the Diode-Load Inverter; VM; Gain; 3.3.3.3 Dynamic Behavior of the Diode-Load Inverter; Study of the Diode-Load Capacitances; 3.3.4 Dual VT, Diode-Load Logic in Dual-Gate Technologies; 3.4 Complementary Logic; 3.4.1 VTC of the Complementary Inverter; 3.4.2 Static Behavior of the Complementary Inverter; 3.4.2.1 VM; 3.4.2.2 Gain. 3.4.3 Dynamic Behavior of the Complementary Inverter3.4.3.1 Study of the Complementary Inverter Capacitances; 3.5 Conclusions; 3.6 Suggestions to Improve the Inverter Performance; 3.6.1 Level-Shifter; 3.6.2 Self-Aligned Technology; 4 Variability; 4.1 Classifications; 4.2 Sources of Process Variation; 4.2.1 Semiconductor; 4.2.1.1 Dielectric; 4.2.2 Contacts; 4.2.3 Foil; 4.3 Influence of Parameter Variation on the Yield of Logic Circuits; 4.4 How to Cope with WID and D2D Parameter Variations; 4.4.1 Designing with WID Variations; 4.4.2 Designing with D2D Variations -- Corner Analysis. |
| ctrlnum | (OCoLC)958454885 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>07149cam a2200889 a 4500</leader><controlfield tag="001">ZDB-4-EBA-ocn958454885</controlfield><controlfield tag="003">OCoLC</controlfield><controlfield tag="005">20250103110447.0</controlfield><controlfield tag="006">m o d </controlfield><controlfield tag="007">cr |n|||||||||</controlfield><controlfield tag="008">160916s2016 enk ob 001 0 eng d</controlfield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">IDEBK</subfield><subfield code="b">eng</subfield><subfield code="e">pn</subfield><subfield code="c">IDEBK</subfield><subfield code="d">YDX</subfield><subfield code="d">N$T</subfield><subfield code="d">EBLCP</subfield><subfield code="d">COO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">UIU</subfield><subfield code="d">IDEBK</subfield><subfield code="d">CSAIL</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">IDB</subfield><subfield code="d">CNCGM</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">U3W</subfield><subfield code="d">OCLCF</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OTZ</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">WYU</subfield><subfield code="d">LVT</subfield><subfield code="d">LEAUB</subfield><subfield code="d">UKAHL</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCL</subfield><subfield code="d">TMA</subfield><subfield code="d">OCLCL</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">CLOUD</subfield><subfield code="d">OCLCO</subfield></datafield><datafield tag="019" ind1=" " ind2=" "><subfield code="a">958357313</subfield><subfield code="a">958783459</subfield><subfield code="a">959273872</subfield><subfield code="a">959535177</subfield><subfield code="a">959950332</subfield><subfield code="a">960086995</subfield><subfield code="a">960087699</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781316657706</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1316657701</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781316657355</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1316657353</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781316656303</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1316656306</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">9781316411483</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">1316411486</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">9781107127012</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">1107127017</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)958454885</subfield><subfield code="z">(OCoLC)958357313</subfield><subfield code="z">(OCoLC)958783459</subfield><subfield code="z">(OCoLC)959273872</subfield><subfield code="z">(OCoLC)959535177</subfield><subfield code="z">(OCoLC)959950332</subfield><subfield code="z">(OCoLC)960086995</subfield><subfield code="z">(OCoLC)960087699</subfield></datafield><datafield tag="037" ind1=" " ind2=" "><subfield code="a">954941</subfield><subfield code="b">MIL</subfield></datafield><datafield tag="050" ind1=" " ind2="4"><subfield code="a">TK7868.L6</subfield><subfield code="b">M96 2016</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">TEC</subfield><subfield code="x">009070</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="082" ind1="7" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">TEC008010</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">MAIN</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Myny, Kris,</subfield><subfield code="d">1980-</subfield><subfield code="e">author.</subfield><subfield code="1">https://id.oclc.org/worldcat/entity/E39PCjCCC7R3g77D4ktv33tWj3</subfield><subfield code="0">http://id.loc.gov/authorities/names/n2016001528</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Robust design of digital circuits on foil /</subfield><subfield code="c">Kris Myny, Jan Genoe, Wim Dehaene.</subfield></datafield><datafield tag="260" ind1=" " ind2=" "><subfield code="a">Cambridge :</subfield><subfield code="b">Cambridge University Press,</subfield><subfield code="c">2016.</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">computer</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">online resource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="588" ind1="0" ind2=" "><subfield code="a">Online resource; title from PDF title page (EBSCO, viewed September 19, 2016).</subfield></datafield><datafield tag="504" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index.</subfield></datafield><datafield tag="505" ind1="0" ind2=" "><subfield code="a">Cover; Half-title; Title page; Copyright information; Epigraph; Table of contents; Preface; List of abbreviations; 1 Thin-Film Transistor Technologies on the Move? From Backplane Driver to Ubiquitous Circuit Enabler?; 1.1 Backplanes for Active Matrix Displays; 1.1.1 Amorphous Silicon; 1.1.2 Low-Temperature Polycrystalline Silicon; 1.1.3 Organic Thin-Film Transistors; 1.1.4 Metal-Oxide Thin-Film Transistors; 1.1.5 Current TFT Technology Overview; 1.1.6 Options for Flexible Displays; 1.2 Large Area Sensors and Circuits (On Foil); 2 Organic and Metal-Oxide Thin-Film Transistors.</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">2.1 Device Configurations2.2 Operation Principle; 2.2.1 Operation Principle of a Single-Gate Transistor; 2.2.2 Technology Options for Multiple Threshold Voltages; 2.3 Typical Layout Rules in the Technologies Used in This Book; 2.4 Technologies Used in This Book; 2.4.1 Organic p-Type Technology of Polymer Vision; 2.4.2 Organic p-Type Dual-Gate Technology of Polymer Vision; 2.4.3 Pentacene (p-Type) Thin-Film Transistors on Al2O3 as Gate Dielectric; 2.4.4 a-IGZO (n-Type) Technology on Al2O3 as Gate Dielectric; 2.4.5 Hybrid Complementary Organic/Metal-Oxide Technology.</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">2.4.6 Hybrid Complementary Organic/Metal-Oxide Technology on PEN-Foil2.5 Trends in Circuit Integration; 2.5.1 Display Periphery; 2.5.2 Digital Logic; 2.5.3 Analog Circuits; 2.6 Summary; 3 Basic Gates; 3.1 Figures-of-Merit; 3.2 Logic Families; 3.3 Unipolar Logic; 3.3.1 Single VT, Depletion-Load, or Zero-VGS-Load Logic; 3.3.1.1 VTC of the Zero-VGS-Load Inverter; 3.3.1.2 Static Parameters of the Zero-VGS-Load Inverter; VM; Gain; 3.3.1.3 Dynamic Behavior of the Zero-VGS-Load Inverter; Study of the Zero-VGS-Load Capacitors; 3.3.2 Dual VT, Zero-VGS-Load Logic by Dual-Gate TFTs.</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">3.3.2.1 VTC of a Dual-VT Zero-VGS-Load Inverter3.3.2.2 Dual-Gate Zero-VGS-Load Inverter; 3.3.2.3 Optimized Dual-Gate Zero-VGS-Load Inverter; 3.3.3 Single VT, Enhancement-Load, or Diode-Load Logic; 3.3.3.1 VTC of the Diode-Load Inverter; 3.3.3.2 Static Behavior of the Diode-Load Inverter; VM; Gain; 3.3.3.3 Dynamic Behavior of the Diode-Load Inverter; Study of the Diode-Load Capacitances; 3.3.4 Dual VT, Diode-Load Logic in Dual-Gate Technologies; 3.4 Complementary Logic; 3.4.1 VTC of the Complementary Inverter; 3.4.2 Static Behavior of the Complementary Inverter; 3.4.2.1 VM; 3.4.2.2 Gain.</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">3.4.3 Dynamic Behavior of the Complementary Inverter3.4.3.1 Study of the Complementary Inverter Capacitances; 3.5 Conclusions; 3.6 Suggestions to Improve the Inverter Performance; 3.6.1 Level-Shifter; 3.6.2 Self-Aligned Technology; 4 Variability; 4.1 Classifications; 4.2 Sources of Process Variation; 4.2.1 Semiconductor; 4.2.1.1 Dielectric; 4.2.2 Contacts; 4.2.3 Foil; 4.3 Influence of Parameter Variation on the Yield of Logic Circuits; 4.4 How to Cope with WID and D2D Parameter Variations; 4.4.1 Designing with WID Variations; 4.4.2 Designing with D2D Variations -- Corner Analysis.</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">A practical guide to the theory and applications of TFT technologies and circuit designs for those in academia and in industry.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Logic circuits.</subfield><subfield code="0">http://id.loc.gov/authorities/subjects/sh85078116</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Flexible electronics</subfield><subfield code="x">Materials.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Thin film transistors.</subfield><subfield code="0">http://id.loc.gov/authorities/subjects/sh93004730</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Digital electronics.</subfield><subfield code="0">http://id.loc.gov/authorities/subjects/sh85037976</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Metal foils.</subfield><subfield code="0">http://id.loc.gov/authorities/subjects/sh85084056</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Circuits logiques.</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Électronique flexible</subfield><subfield code="x">Matériaux.</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Transistors à couches minces.</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Électronique numérique.</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Feuilles de métal.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">foil (metal by form)</subfield><subfield code="2">aat</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING</subfield><subfield code="x">Mechanical.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Digital electronics</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logic circuits</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Metal foils</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Thin film transistors</subfield><subfield code="2">fast</subfield></datafield><datafield tag="655" ind1=" " ind2="0"><subfield code="a">Electronic books.</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Genoe, Jan,</subfield><subfield code="d">1965-</subfield><subfield code="e">author.</subfield><subfield code="1">https://id.oclc.org/worldcat/entity/E39PCjKJkYP8W3bxtrxXg6k79C</subfield><subfield code="0">http://id.loc.gov/authorities/names/n2016001525</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Dehaene, Wim,</subfield><subfield code="e">author.</subfield><subfield code="1">https://id.oclc.org/worldcat/entity/E39PCjJYfDfWjJ3Mw49d4wTPwC</subfield><subfield code="0">http://id.loc.gov/authorities/names/nb2009020730</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Print version:</subfield><subfield code="a">Myny, Kris, 1980-</subfield><subfield code="t">Robust design of digital circuits on foil.</subfield><subfield code="d">Cambridge : Cambridge University Press, 2016</subfield><subfield code="z">9781107127012</subfield><subfield code="z">1107127017</subfield><subfield code="w">(DLC) 2015047185</subfield><subfield code="w">(OCoLC)933713815</subfield></datafield><datafield tag="966" ind1="4" ind2="0"><subfield code="l">DE-862</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FWS_PDA_EBA</subfield><subfield code="u">https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=1296547</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="4" ind2="0"><subfield code="l">DE-863</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FWS_PDA_EBA</subfield><subfield code="u">https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=1296547</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">cloudLibrary</subfield><subfield code="b">CLDL</subfield><subfield code="n">9781316658055</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">Askews and Holts Library Services</subfield><subfield code="b">ASKH</subfield><subfield code="n">AH33404635</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">Askews and Holts Library Services</subfield><subfield code="b">ASKH</subfield><subfield code="n">AH31827762</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">Askews and Holts Library Services</subfield><subfield code="b">ASKH</subfield><subfield code="n">AH31772828</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">EBL - Ebook Library</subfield><subfield code="b">EBLB</subfield><subfield code="n">EBL4620892</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">EBSCOhost</subfield><subfield code="b">EBSC</subfield><subfield code="n">1296547</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">ProQuest MyiLibrary Digital eBook Collection</subfield><subfield code="b">IDEB</subfield><subfield code="n">cis35943240</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">YBP Library Services</subfield><subfield code="b">YANK</subfield><subfield code="n">13161776</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">YBP Library Services</subfield><subfield code="b">YANK</subfield><subfield code="n">13172167</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">YBP Library Services</subfield><subfield code="b">YANK</subfield><subfield code="n">13171232</subfield></datafield><datafield tag="994" ind1=" " ind2=" "><subfield code="a">92</subfield><subfield code="b">GEBAY</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-EBA</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-862</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-863</subfield></datafield></record></collection> |
| genre | Electronic books. |
| genre_facet | Electronic books. |
| id | ZDB-4-EBA-ocn958454885 |
| illustrated | Not Illustrated |
| indexdate | 2025-04-11T08:43:20Z |
| institution | BVB |
| isbn | 9781316657706 1316657701 9781316657355 1316657353 9781316656303 1316656306 |
| language | English |
| oclc_num | 958454885 |
| open_access_boolean | |
| owner | MAIN DE-862 DE-BY-FWS DE-863 DE-BY-FWS |
| owner_facet | MAIN DE-862 DE-BY-FWS DE-863 DE-BY-FWS |
| physical | 1 online resource |
| psigel | ZDB-4-EBA FWS_PDA_EBA ZDB-4-EBA |
| publishDate | 2016 |
| publishDateSearch | 2016 |
| publishDateSort | 2016 |
| publisher | Cambridge University Press, |
| record_format | marc |
| spelling | Myny, Kris, 1980- author. https://id.oclc.org/worldcat/entity/E39PCjCCC7R3g77D4ktv33tWj3 http://id.loc.gov/authorities/names/n2016001528 Robust design of digital circuits on foil / Kris Myny, Jan Genoe, Wim Dehaene. Cambridge : Cambridge University Press, 2016. 1 online resource text txt rdacontent computer c rdamedia online resource cr rdacarrier Online resource; title from PDF title page (EBSCO, viewed September 19, 2016). Includes bibliographical references and index. Cover; Half-title; Title page; Copyright information; Epigraph; Table of contents; Preface; List of abbreviations; 1 Thin-Film Transistor Technologies on the Move? From Backplane Driver to Ubiquitous Circuit Enabler?; 1.1 Backplanes for Active Matrix Displays; 1.1.1 Amorphous Silicon; 1.1.2 Low-Temperature Polycrystalline Silicon; 1.1.3 Organic Thin-Film Transistors; 1.1.4 Metal-Oxide Thin-Film Transistors; 1.1.5 Current TFT Technology Overview; 1.1.6 Options for Flexible Displays; 1.2 Large Area Sensors and Circuits (On Foil); 2 Organic and Metal-Oxide Thin-Film Transistors. 2.1 Device Configurations2.2 Operation Principle; 2.2.1 Operation Principle of a Single-Gate Transistor; 2.2.2 Technology Options for Multiple Threshold Voltages; 2.3 Typical Layout Rules in the Technologies Used in This Book; 2.4 Technologies Used in This Book; 2.4.1 Organic p-Type Technology of Polymer Vision; 2.4.2 Organic p-Type Dual-Gate Technology of Polymer Vision; 2.4.3 Pentacene (p-Type) Thin-Film Transistors on Al2O3 as Gate Dielectric; 2.4.4 a-IGZO (n-Type) Technology on Al2O3 as Gate Dielectric; 2.4.5 Hybrid Complementary Organic/Metal-Oxide Technology. 2.4.6 Hybrid Complementary Organic/Metal-Oxide Technology on PEN-Foil2.5 Trends in Circuit Integration; 2.5.1 Display Periphery; 2.5.2 Digital Logic; 2.5.3 Analog Circuits; 2.6 Summary; 3 Basic Gates; 3.1 Figures-of-Merit; 3.2 Logic Families; 3.3 Unipolar Logic; 3.3.1 Single VT, Depletion-Load, or Zero-VGS-Load Logic; 3.3.1.1 VTC of the Zero-VGS-Load Inverter; 3.3.1.2 Static Parameters of the Zero-VGS-Load Inverter; VM; Gain; 3.3.1.3 Dynamic Behavior of the Zero-VGS-Load Inverter; Study of the Zero-VGS-Load Capacitors; 3.3.2 Dual VT, Zero-VGS-Load Logic by Dual-Gate TFTs. 3.3.2.1 VTC of a Dual-VT Zero-VGS-Load Inverter3.3.2.2 Dual-Gate Zero-VGS-Load Inverter; 3.3.2.3 Optimized Dual-Gate Zero-VGS-Load Inverter; 3.3.3 Single VT, Enhancement-Load, or Diode-Load Logic; 3.3.3.1 VTC of the Diode-Load Inverter; 3.3.3.2 Static Behavior of the Diode-Load Inverter; VM; Gain; 3.3.3.3 Dynamic Behavior of the Diode-Load Inverter; Study of the Diode-Load Capacitances; 3.3.4 Dual VT, Diode-Load Logic in Dual-Gate Technologies; 3.4 Complementary Logic; 3.4.1 VTC of the Complementary Inverter; 3.4.2 Static Behavior of the Complementary Inverter; 3.4.2.1 VM; 3.4.2.2 Gain. 3.4.3 Dynamic Behavior of the Complementary Inverter3.4.3.1 Study of the Complementary Inverter Capacitances; 3.5 Conclusions; 3.6 Suggestions to Improve the Inverter Performance; 3.6.1 Level-Shifter; 3.6.2 Self-Aligned Technology; 4 Variability; 4.1 Classifications; 4.2 Sources of Process Variation; 4.2.1 Semiconductor; 4.2.1.1 Dielectric; 4.2.2 Contacts; 4.2.3 Foil; 4.3 Influence of Parameter Variation on the Yield of Logic Circuits; 4.4 How to Cope with WID and D2D Parameter Variations; 4.4.1 Designing with WID Variations; 4.4.2 Designing with D2D Variations -- Corner Analysis. A practical guide to the theory and applications of TFT technologies and circuit designs for those in academia and in industry. Logic circuits. http://id.loc.gov/authorities/subjects/sh85078116 Flexible electronics Materials. Thin film transistors. http://id.loc.gov/authorities/subjects/sh93004730 Digital electronics. http://id.loc.gov/authorities/subjects/sh85037976 Metal foils. http://id.loc.gov/authorities/subjects/sh85084056 Circuits logiques. Électronique flexible Matériaux. Transistors à couches minces. Électronique numérique. Feuilles de métal. foil (metal by form) aat TECHNOLOGY & ENGINEERING Mechanical. bisacsh Digital electronics fast Logic circuits fast Metal foils fast Thin film transistors fast Electronic books. Genoe, Jan, 1965- author. https://id.oclc.org/worldcat/entity/E39PCjKJkYP8W3bxtrxXg6k79C http://id.loc.gov/authorities/names/n2016001525 Dehaene, Wim, author. https://id.oclc.org/worldcat/entity/E39PCjJYfDfWjJ3Mw49d4wTPwC http://id.loc.gov/authorities/names/nb2009020730 Print version: Myny, Kris, 1980- Robust design of digital circuits on foil. Cambridge : Cambridge University Press, 2016 9781107127012 1107127017 (DLC) 2015047185 (OCoLC)933713815 |
| spellingShingle | Myny, Kris, 1980- Genoe, Jan, 1965- Dehaene, Wim Robust design of digital circuits on foil / Cover; Half-title; Title page; Copyright information; Epigraph; Table of contents; Preface; List of abbreviations; 1 Thin-Film Transistor Technologies on the Move? From Backplane Driver to Ubiquitous Circuit Enabler?; 1.1 Backplanes for Active Matrix Displays; 1.1.1 Amorphous Silicon; 1.1.2 Low-Temperature Polycrystalline Silicon; 1.1.3 Organic Thin-Film Transistors; 1.1.4 Metal-Oxide Thin-Film Transistors; 1.1.5 Current TFT Technology Overview; 1.1.6 Options for Flexible Displays; 1.2 Large Area Sensors and Circuits (On Foil); 2 Organic and Metal-Oxide Thin-Film Transistors. 2.1 Device Configurations2.2 Operation Principle; 2.2.1 Operation Principle of a Single-Gate Transistor; 2.2.2 Technology Options for Multiple Threshold Voltages; 2.3 Typical Layout Rules in the Technologies Used in This Book; 2.4 Technologies Used in This Book; 2.4.1 Organic p-Type Technology of Polymer Vision; 2.4.2 Organic p-Type Dual-Gate Technology of Polymer Vision; 2.4.3 Pentacene (p-Type) Thin-Film Transistors on Al2O3 as Gate Dielectric; 2.4.4 a-IGZO (n-Type) Technology on Al2O3 as Gate Dielectric; 2.4.5 Hybrid Complementary Organic/Metal-Oxide Technology. 2.4.6 Hybrid Complementary Organic/Metal-Oxide Technology on PEN-Foil2.5 Trends in Circuit Integration; 2.5.1 Display Periphery; 2.5.2 Digital Logic; 2.5.3 Analog Circuits; 2.6 Summary; 3 Basic Gates; 3.1 Figures-of-Merit; 3.2 Logic Families; 3.3 Unipolar Logic; 3.3.1 Single VT, Depletion-Load, or Zero-VGS-Load Logic; 3.3.1.1 VTC of the Zero-VGS-Load Inverter; 3.3.1.2 Static Parameters of the Zero-VGS-Load Inverter; VM; Gain; 3.3.1.3 Dynamic Behavior of the Zero-VGS-Load Inverter; Study of the Zero-VGS-Load Capacitors; 3.3.2 Dual VT, Zero-VGS-Load Logic by Dual-Gate TFTs. 3.3.2.1 VTC of a Dual-VT Zero-VGS-Load Inverter3.3.2.2 Dual-Gate Zero-VGS-Load Inverter; 3.3.2.3 Optimized Dual-Gate Zero-VGS-Load Inverter; 3.3.3 Single VT, Enhancement-Load, or Diode-Load Logic; 3.3.3.1 VTC of the Diode-Load Inverter; 3.3.3.2 Static Behavior of the Diode-Load Inverter; VM; Gain; 3.3.3.3 Dynamic Behavior of the Diode-Load Inverter; Study of the Diode-Load Capacitances; 3.3.4 Dual VT, Diode-Load Logic in Dual-Gate Technologies; 3.4 Complementary Logic; 3.4.1 VTC of the Complementary Inverter; 3.4.2 Static Behavior of the Complementary Inverter; 3.4.2.1 VM; 3.4.2.2 Gain. 3.4.3 Dynamic Behavior of the Complementary Inverter3.4.3.1 Study of the Complementary Inverter Capacitances; 3.5 Conclusions; 3.6 Suggestions to Improve the Inverter Performance; 3.6.1 Level-Shifter; 3.6.2 Self-Aligned Technology; 4 Variability; 4.1 Classifications; 4.2 Sources of Process Variation; 4.2.1 Semiconductor; 4.2.1.1 Dielectric; 4.2.2 Contacts; 4.2.3 Foil; 4.3 Influence of Parameter Variation on the Yield of Logic Circuits; 4.4 How to Cope with WID and D2D Parameter Variations; 4.4.1 Designing with WID Variations; 4.4.2 Designing with D2D Variations -- Corner Analysis. Logic circuits. http://id.loc.gov/authorities/subjects/sh85078116 Flexible electronics Materials. Thin film transistors. http://id.loc.gov/authorities/subjects/sh93004730 Digital electronics. http://id.loc.gov/authorities/subjects/sh85037976 Metal foils. http://id.loc.gov/authorities/subjects/sh85084056 Circuits logiques. Électronique flexible Matériaux. Transistors à couches minces. Électronique numérique. Feuilles de métal. foil (metal by form) aat TECHNOLOGY & ENGINEERING Mechanical. bisacsh Digital electronics fast Logic circuits fast Metal foils fast Thin film transistors fast |
| subject_GND | http://id.loc.gov/authorities/subjects/sh85078116 http://id.loc.gov/authorities/subjects/sh93004730 http://id.loc.gov/authorities/subjects/sh85037976 http://id.loc.gov/authorities/subjects/sh85084056 |
| title | Robust design of digital circuits on foil / |
| title_auth | Robust design of digital circuits on foil / |
| title_exact_search | Robust design of digital circuits on foil / |
| title_full | Robust design of digital circuits on foil / Kris Myny, Jan Genoe, Wim Dehaene. |
| title_fullStr | Robust design of digital circuits on foil / Kris Myny, Jan Genoe, Wim Dehaene. |
| title_full_unstemmed | Robust design of digital circuits on foil / Kris Myny, Jan Genoe, Wim Dehaene. |
| title_short | Robust design of digital circuits on foil / |
| title_sort | robust design of digital circuits on foil |
| topic | Logic circuits. http://id.loc.gov/authorities/subjects/sh85078116 Flexible electronics Materials. Thin film transistors. http://id.loc.gov/authorities/subjects/sh93004730 Digital electronics. http://id.loc.gov/authorities/subjects/sh85037976 Metal foils. http://id.loc.gov/authorities/subjects/sh85084056 Circuits logiques. Électronique flexible Matériaux. Transistors à couches minces. Électronique numérique. Feuilles de métal. foil (metal by form) aat TECHNOLOGY & ENGINEERING Mechanical. bisacsh Digital electronics fast Logic circuits fast Metal foils fast Thin film transistors fast |
| topic_facet | Logic circuits. Flexible electronics Materials. Thin film transistors. Digital electronics. Metal foils. Circuits logiques. Électronique flexible Matériaux. Transistors à couches minces. Électronique numérique. Feuilles de métal. foil (metal by form) TECHNOLOGY & ENGINEERING Mechanical. Digital electronics Logic circuits Metal foils Thin film transistors Electronic books. |
| work_keys_str_mv | AT mynykris robustdesignofdigitalcircuitsonfoil AT genoejan robustdesignofdigitalcircuitsonfoil AT dehaenewim robustdesignofdigitalcircuitsonfoil |