VLSI physical design: From graph partitioning to timing closure:
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cham
Springer
[2022]
|
| Ausgabe: | Second edition |
| Schlagworte: | |
| Beschreibung: | xvii, 317 Seiten Illustrationen, Diagramme (überwiegend farbig) |
| ISBN: | 9783030964146 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV048630015 | ||
| 003 | DE-604 | ||
| 005 | 20241014 | ||
| 007 | t | ||
| 008 | 230104s2022 a||| |||| 00||| eng d | ||
| 020 | |a 9783030964146 |9 978-3-030-96414-6 | ||
| 035 | |a (OCoLC)1392144490 | ||
| 035 | |a (DE-599)BVBBV048630015 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-11 |a DE-83 |a DE-91 | ||
| 082 | 0 | |a 621.3815 |2 23 | |
| 084 | |a ZN 4952 |0 (DE-625)157425: |2 rvk | ||
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ELT 355 |2 stub | ||
| 100 | 1 | |a Kahng, Andrew B. |d 1963- |e Verfasser |0 (DE-588)143791435 |4 aut | |
| 245 | 1 | 0 | |a VLSI physical design: From graph partitioning to timing closure |c Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu |
| 246 | 1 | 3 | |a Very large-scale integration design: from graph partitioning to timing closure |
| 250 | |a Second edition | ||
| 264 | 1 | |a Cham |b Springer |c [2022] | |
| 264 | 4 | |c © 2022 | |
| 300 | |a xvii, 317 Seiten |b Illustrationen, Diagramme (überwiegend farbig) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Electronic Circuits and Systems | |
| 650 | 4 | |a Logic Design | |
| 650 | 4 | |a Electronics and Microelectronics, Instrumentation | |
| 650 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design | |
| 650 | 4 | |a Electronic circuits | |
| 650 | 4 | |a Logic design | |
| 650 | 4 | |a Electronics | |
| 650 | 4 | |a Computer-aided engineering | |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Lienig, Jens |d 196X- |0 (DE-588)113008740 |4 aut | |
| 700 | 1 | |a Markov, Igor L. |d 1973- |0 (DE-588)137299354 |4 aut | |
| 700 | 1 | |a Hu, Jin |4 aut | |
| 776 | 0 | 8 | |i Erscheint auch als |n Online-Ausgabe |z 978-3-030-96415-3 |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-034005074 | |
Datensatz im Suchindex
| _version_ | 1812875546505248769 |
|---|---|
| adam_text | |
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Kahng, Andrew B. 1963- Lienig, Jens 196X- Markov, Igor L. 1973- Hu, Jin |
| author_GND | (DE-588)143791435 (DE-588)113008740 (DE-588)137299354 |
| author_facet | Kahng, Andrew B. 1963- Lienig, Jens 196X- Markov, Igor L. 1973- Hu, Jin |
| author_role | aut aut aut aut |
| author_sort | Kahng, Andrew B. 1963- |
| author_variant | a b k ab abk j l jl i l m il ilm j h jh |
| building | Verbundindex |
| bvnumber | BV048630015 |
| classification_rvk | ZN 4952 ST 190 |
| classification_tum | ELT 355 |
| ctrlnum | (OCoLC)1392144490 (DE-599)BVBBV048630015 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik Maschinenbau |
| edition | Second edition |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV048630015</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20241014</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">230104s2022 a||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783030964146</subfield><subfield code="9">978-3-030-96414-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1392144490</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV048630015</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-11</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-91</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4952</subfield><subfield code="0">(DE-625)157425:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 355</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Kahng, Andrew B.</subfield><subfield code="d">1963-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)143791435</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI physical design: From graph partitioning to timing closure</subfield><subfield code="c">Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">Very large-scale integration design: from graph partitioning to timing closure</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Second edition</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cham</subfield><subfield code="b">Springer</subfield><subfield code="c">[2022]</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">© 2022</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xvii, 317 Seiten</subfield><subfield code="b">Illustrationen, Diagramme (überwiegend farbig)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics and Microelectronics, Instrumentation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided engineering</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Lienig, Jens</subfield><subfield code="d">196X-</subfield><subfield code="0">(DE-588)113008740</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Markov, Igor L.</subfield><subfield code="d">1973-</subfield><subfield code="0">(DE-588)137299354</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Hu, Jin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Online-Ausgabe</subfield><subfield code="z">978-3-030-96415-3</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-034005074</subfield></datafield></record></collection> |
| id | DE-604.BV048630015 |
| illustrated | Illustrated |
| index_date | 2024-07-03T21:15:50Z |
| indexdate | 2024-10-14T08:00:47Z |
| institution | BVB |
| isbn | 9783030964146 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-034005074 |
| oclc_num | 1392144490 |
| open_access_boolean | |
| owner | DE-11 DE-83 DE-91 DE-BY-TUM |
| owner_facet | DE-11 DE-83 DE-91 DE-BY-TUM |
| physical | xvii, 317 Seiten Illustrationen, Diagramme (überwiegend farbig) |
| publishDate | 2022 |
| publishDateSearch | 2022 |
| publishDateSort | 2022 |
| publisher | Springer |
| record_format | marc |
| spelling | Kahng, Andrew B. 1963- Verfasser (DE-588)143791435 aut VLSI physical design: From graph partitioning to timing closure Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu Very large-scale integration design: from graph partitioning to timing closure Second edition Cham Springer [2022] © 2022 xvii, 317 Seiten Illustrationen, Diagramme (überwiegend farbig) txt rdacontent n rdamedia nc rdacarrier Electronic Circuits and Systems Logic Design Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design Electronic circuits Logic design Electronics Computer-aided engineering Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf VLSI (DE-588)4117388-0 s Schaltungsentwurf (DE-588)4179389-4 s DE-604 Lienig, Jens 196X- (DE-588)113008740 aut Markov, Igor L. 1973- (DE-588)137299354 aut Hu, Jin aut Erscheint auch als Online-Ausgabe 978-3-030-96415-3 |
| spellingShingle | Kahng, Andrew B. 1963- Lienig, Jens 196X- Markov, Igor L. 1973- Hu, Jin VLSI physical design: From graph partitioning to timing closure Electronic Circuits and Systems Logic Design Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design Electronic circuits Logic design Electronics Computer-aided engineering Schaltungsentwurf (DE-588)4179389-4 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4179389-4 (DE-588)4117388-0 |
| title | VLSI physical design: From graph partitioning to timing closure |
| title_alt | Very large-scale integration design: from graph partitioning to timing closure |
| title_auth | VLSI physical design: From graph partitioning to timing closure |
| title_exact_search | VLSI physical design: From graph partitioning to timing closure |
| title_exact_search_txtP | VLSI physical design: From graph partitioning to timing closure |
| title_full | VLSI physical design: From graph partitioning to timing closure Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu |
| title_fullStr | VLSI physical design: From graph partitioning to timing closure Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu |
| title_full_unstemmed | VLSI physical design: From graph partitioning to timing closure Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu |
| title_short | VLSI physical design: From graph partitioning to timing closure |
| title_sort | vlsi physical design from graph partitioning to timing closure |
| topic | Electronic Circuits and Systems Logic Design Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design Electronic circuits Logic design Electronics Computer-aided engineering Schaltungsentwurf (DE-588)4179389-4 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | Electronic Circuits and Systems Logic Design Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design Electronic circuits Logic design Electronics Computer-aided engineering Schaltungsentwurf VLSI |
| work_keys_str_mv | AT kahngandrewb vlsiphysicaldesignfromgraphpartitioningtotimingclosure AT lienigjens vlsiphysicaldesignfromgraphpartitioningtotimingclosure AT markovigorl vlsiphysicaldesignfromgraphpartitioningtotimingclosure AT hujin vlsiphysicaldesignfromgraphpartitioningtotimingclosure AT kahngandrewb verylargescaleintegrationdesignfromgraphpartitioningtotimingclosure AT lienigjens verylargescaleintegrationdesignfromgraphpartitioningtotimingclosure AT markovigorl verylargescaleintegrationdesignfromgraphpartitioningtotimingclosure AT hujin verylargescaleintegrationdesignfromgraphpartitioningtotimingclosure |