Interconnect planning for physical design of 3D integrated circuits:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Abschlussarbeit Buch |
| Sprache: | English |
| Veröffentlicht: |
Düsseldorf
VDI-Verl.
2014
|
| Ausgabe: | Als Ms. gedr. |
| Schriftenreihe: | Fortschritt-Berichte VDI
Reihe 20, Rechnerunterstützte Verfahren ; 455 |
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | Kurzfassung in dt. Sprache |
| Beschreibung: | IX, 138 S. graph. Darst. |
| ISBN: | 9783183455201 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV042014328 | ||
| 003 | DE-604 | ||
| 005 | 20141216 | ||
| 007 | t | ||
| 008 | 140806s2014 d||| m||| 00||| eng d | ||
| 020 | |a 9783183455201 |9 978-3-18-345520-1 | ||
| 035 | |a (OCoLC)889445862 | ||
| 035 | |a (DE-599)GBV790401053 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G |a DE-83 |a DE-210 |a DE-29T | ||
| 082 | 0 | |a 621.3 | |
| 084 | |a ZN 4192 |0 (DE-625)157372: |2 rvk | ||
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 084 | |a 53.52 |2 bkl | ||
| 084 | |a ELT 340d |2 stub | ||
| 100 | 1 | |a Knechtel, Johann |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Interconnect planning for physical design of 3D integrated circuits |c Johann Knechtel |
| 246 | 1 | 3 | |a Interconnect planning for 3D-IC design |
| 250 | |a Als Ms. gedr. | ||
| 264 | 1 | |a Düsseldorf |b VDI-Verl. |c 2014 | |
| 300 | |a IX, 138 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Fortschritt-Berichte VDI : Reihe 20, Rechnerunterstützte Verfahren |v 455 | |
| 500 | |a Kurzfassung in dt. Sprache | ||
| 502 | |a Zugl.: Dresden, Techn. Univ., Diss., 2014 | ||
| 650 | 0 | 7 | |a Silicium |0 (DE-588)4077445-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Block-Layout |0 (DE-588)4264877-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Layout |g Mikroelektronik |0 (DE-588)4264372-7 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Durchkontaktieren |0 (DE-588)4150891-9 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurfsautomation |0 (DE-588)4312536-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Dreidimensionale Integration |0 (DE-588)4218841-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Verbindungstechnik |0 (DE-588)4129183-9 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a Dreidimensionale Integration |0 (DE-588)4218841-6 |D s |
| 689 | 0 | 1 | |a Layout |g Mikroelektronik |0 (DE-588)4264372-7 |D s |
| 689 | 0 | 2 | |a Block-Layout |0 (DE-588)4264877-4 |D s |
| 689 | 0 | 3 | |a Durchkontaktieren |0 (DE-588)4150891-9 |D s |
| 689 | 0 | 4 | |a Silicium |0 (DE-588)4077445-4 |D s |
| 689 | 0 | 5 | |a Verbindungstechnik |0 (DE-588)4129183-9 |D s |
| 689 | 0 | 6 | |a Entwurfsautomation |0 (DE-588)4312536-0 |D s |
| 689 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 830 | 0 | |a Fortschritt-Berichte VDI |v Reihe 20, Rechnerunterstützte Verfahren ; 455 |w (DE-604)BV021786833 |9 455 | |
| 856 | 4 | 2 | |m DNB Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=027456153&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-027456153 | ||
Datensatz im Suchindex
| _version_ | 1804152428383174656 |
|---|---|
| adam_text | CONTENTS
ABSTRACT VIII
KURZFASSUNG IX
1 INTRODUCTION 1
1.1 THE 3D INTEGRATION APPROACH FOR ELECTRONIC CIRCUITS 1
1.2 TECHNOLOGIES FOR 3D INTEGRATED CIRCUITS 6
1.3 DESIGN APPROACHES FOR 3D INTEGRATED CIRCUITS 8
2 STATE OF THE ART IN DESIGN AUTOMATION FOR 3D INTEGRATED
CIRCUITS 13
2.1 THERMAL MANAGEMENT 13
2.2 PARTITIONING AND FLOORPLANNING 14
2.3 PLACEMENT AND ROUTING 15
2.4 POWER AND CLOCK DELIVERY 16
2.5 DESIGN CHALLENGES 16
3 RESEARCH OBJECTIVES 18
4 PLANNING THROUGH-SILICON
VIA ISLANDS FOR BLOCK-LEVEL DESIGN REUSE 21
4.1 PROBLEMS FOR DESIGN REUSE IN 3D INTEGRATED CIRCUITS 21
4.2 CONNECTING BLOCKS USING THROUGH-SILICON VIA ISLANDS 23
4.2.1 PROBLEM FORMULATION AND METHODOLOGY OVERVIEW 25
4.2.2 NET CLUSTERING 26
4.2.3 INSERTION OF THROUGH-SILICON VIA ISLANDS 31
4.2.4 DEADSPACE INSERTION AND REDISTRIBUTION 34
4.3 EXPERIMENTAL INVESTIGATION 38
4.3.1 WIRELENGTH ESTIMATION 38
V
HTTP://D-NB.INFO/1055011153
CONTENTS
4.3.2 CONFIGURATION 39
4.3.3 RESULTS AND DISCUSSION 41
4.4 SUMMARY AND CONCLUSIONS 46
5 PLANNING THROUGH-SILICON VIAS
FOR DESIGN OPTIMIZATION 47
5.1 DEADSPACE REQUIREMENTS FOR OPTIMIZED PLANNING OF THROUGH-SILICON
VIAS 48
5.2 MULTIOBJECTIVE DESIGN OPTIMIZATION OF 3D INTEGRATED CIRCUITS 50
5.2.1 METHODOLOGY OVERVIEW AND CONFIGURATION 50
5.2.2 TECHNIQUES FOR DEADSPACE OPTIMIZATION 51
5.2.3 DESIGN-QUALITY ANALYSIS 55
5.2.4 PLANNING DIFFERENT TYPES OF THROUGH-SILICON WAS 55
5.3 EXPERIMENTAL INVESTIGATION 61
5.3.1 CONFIGURATION 61
5.3.2 RESULTS AND DISCUSSION 65
5.4 SUMMARY AND CONCLUSIONS 70
6 3D FLOORPLANNING FOR STRUCTURAL PLANNING
OF MASSIVE INTERCONNECTS 71
6.1 BLOCK ALIGNMENT FOR INTERCONNECTS PLANNING IN 3D INTEGRATED CIRCUITS
. . . 72
6.2 CORNER BLOCK LIST EXTENDED FOR BLOCK ALIGNMENT 74
6.2.1 ALIGNMENT ENCODING 75
6.2.2 LAYOUT GENERATION: BLOCK PLACEMENT AND ALIGNMENT 78
6.3 3D FLOORPLANNING METHODOLOGY 85
6.3.1 OPTIMIZATION CRITERIA AND PHASES AND RELATED COST MODELS 85
6.3.2 FAST THERMAL ANALYSIS 88
6.3.3 LAYOUT OPERATIONS 90
6.3.4 ADAPTIVE OPTIMIZATION SCHEDULE 91
6.4 EXPERIMENTAL INVESTIGATION 92
6.4.1 CONFIGURATION 93
6.4.2 RESULTS AND DISCUSSION 94
6.5 SUMMARY AND CONCLUSIONS 99
7 RESEARCH SUMMARY, CONCLUSIONS, AND OUTLOOK 101
DISSERTATION THESES 107
VI
NOTATION
GLOSSARY
BIBLIOGRAPHY
CONTENTS
110
116
121
VII
|
| any_adam_object | 1 |
| author | Knechtel, Johann |
| author_facet | Knechtel, Johann |
| author_role | aut |
| author_sort | Knechtel, Johann |
| author_variant | j k jk |
| building | Verbundindex |
| bvnumber | BV042014328 |
| classification_rvk | ZN 4192 ZN 4904 |
| classification_tum | ELT 340d |
| ctrlnum | (OCoLC)889445862 (DE-599)GBV790401053 |
| dewey-full | 621.3 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3 |
| dewey-search | 621.3 |
| dewey-sort | 3621.3 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | Als Ms. gedr. |
| format | Thesis Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02630nam a2200613 cb4500</leader><controlfield tag="001">BV042014328</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20141216 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">140806s2014 d||| m||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783183455201</subfield><subfield code="9">978-3-18-345520-1</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)889445862</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBV790401053</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-210</subfield><subfield code="a">DE-29T</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4192</subfield><subfield code="0">(DE-625)157372:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">53.52</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 340d</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Knechtel, Johann</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Interconnect planning for physical design of 3D integrated circuits</subfield><subfield code="c">Johann Knechtel</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">Interconnect planning for 3D-IC design</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Als Ms. gedr.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Düsseldorf</subfield><subfield code="b">VDI-Verl.</subfield><subfield code="c">2014</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">IX, 138 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Fortschritt-Berichte VDI : Reihe 20, Rechnerunterstützte Verfahren</subfield><subfield code="v">455</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Kurzfassung in dt. Sprache</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="a">Zugl.: Dresden, Techn. Univ., Diss., 2014</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Silicium</subfield><subfield code="0">(DE-588)4077445-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Block-Layout</subfield><subfield code="0">(DE-588)4264877-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Layout</subfield><subfield code="g">Mikroelektronik</subfield><subfield code="0">(DE-588)4264372-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Durchkontaktieren</subfield><subfield code="0">(DE-588)4150891-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Dreidimensionale Integration</subfield><subfield code="0">(DE-588)4218841-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Verbindungstechnik</subfield><subfield code="0">(DE-588)4129183-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Dreidimensionale Integration</subfield><subfield code="0">(DE-588)4218841-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Layout</subfield><subfield code="g">Mikroelektronik</subfield><subfield code="0">(DE-588)4264372-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Block-Layout</subfield><subfield code="0">(DE-588)4264877-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Durchkontaktieren</subfield><subfield code="0">(DE-588)4150891-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="4"><subfield code="a">Silicium</subfield><subfield code="0">(DE-588)4077445-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="5"><subfield code="a">Verbindungstechnik</subfield><subfield code="0">(DE-588)4129183-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="6"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Fortschritt-Berichte VDI</subfield><subfield code="v">Reihe 20, Rechnerunterstützte Verfahren ; 455</subfield><subfield code="w">(DE-604)BV021786833</subfield><subfield code="9">455</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">DNB Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=027456153&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-027456153</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV042014328 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T01:10:33Z |
| institution | BVB |
| isbn | 9783183455201 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-027456153 |
| oclc_num | 889445862 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM DE-83 DE-210 DE-29T |
| owner_facet | DE-91G DE-BY-TUM DE-83 DE-210 DE-29T |
| physical | IX, 138 S. graph. Darst. |
| publishDate | 2014 |
| publishDateSearch | 2014 |
| publishDateSort | 2014 |
| publisher | VDI-Verl. |
| record_format | marc |
| series | Fortschritt-Berichte VDI |
| series2 | Fortschritt-Berichte VDI : Reihe 20, Rechnerunterstützte Verfahren |
| spelling | Knechtel, Johann Verfasser aut Interconnect planning for physical design of 3D integrated circuits Johann Knechtel Interconnect planning for 3D-IC design Als Ms. gedr. Düsseldorf VDI-Verl. 2014 IX, 138 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Fortschritt-Berichte VDI : Reihe 20, Rechnerunterstützte Verfahren 455 Kurzfassung in dt. Sprache Zugl.: Dresden, Techn. Univ., Diss., 2014 Silicium (DE-588)4077445-4 gnd rswk-swf Block-Layout (DE-588)4264877-4 gnd rswk-swf Layout Mikroelektronik (DE-588)4264372-7 gnd rswk-swf Durchkontaktieren (DE-588)4150891-9 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Entwurfsautomation (DE-588)4312536-0 gnd rswk-swf Dreidimensionale Integration (DE-588)4218841-6 gnd rswk-swf Verbindungstechnik (DE-588)4129183-9 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Dreidimensionale Integration (DE-588)4218841-6 s Layout Mikroelektronik (DE-588)4264372-7 s Block-Layout (DE-588)4264877-4 s Durchkontaktieren (DE-588)4150891-9 s Silicium (DE-588)4077445-4 s Verbindungstechnik (DE-588)4129183-9 s Entwurfsautomation (DE-588)4312536-0 s VLSI (DE-588)4117388-0 s DE-604 Fortschritt-Berichte VDI Reihe 20, Rechnerunterstützte Verfahren ; 455 (DE-604)BV021786833 455 DNB Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=027456153&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Knechtel, Johann Interconnect planning for physical design of 3D integrated circuits Fortschritt-Berichte VDI Silicium (DE-588)4077445-4 gnd Block-Layout (DE-588)4264877-4 gnd Layout Mikroelektronik (DE-588)4264372-7 gnd Durchkontaktieren (DE-588)4150891-9 gnd VLSI (DE-588)4117388-0 gnd Entwurfsautomation (DE-588)4312536-0 gnd Dreidimensionale Integration (DE-588)4218841-6 gnd Verbindungstechnik (DE-588)4129183-9 gnd |
| subject_GND | (DE-588)4077445-4 (DE-588)4264877-4 (DE-588)4264372-7 (DE-588)4150891-9 (DE-588)4117388-0 (DE-588)4312536-0 (DE-588)4218841-6 (DE-588)4129183-9 (DE-588)4113937-9 |
| title | Interconnect planning for physical design of 3D integrated circuits |
| title_alt | Interconnect planning for 3D-IC design |
| title_auth | Interconnect planning for physical design of 3D integrated circuits |
| title_exact_search | Interconnect planning for physical design of 3D integrated circuits |
| title_full | Interconnect planning for physical design of 3D integrated circuits Johann Knechtel |
| title_fullStr | Interconnect planning for physical design of 3D integrated circuits Johann Knechtel |
| title_full_unstemmed | Interconnect planning for physical design of 3D integrated circuits Johann Knechtel |
| title_short | Interconnect planning for physical design of 3D integrated circuits |
| title_sort | interconnect planning for physical design of 3d integrated circuits |
| topic | Silicium (DE-588)4077445-4 gnd Block-Layout (DE-588)4264877-4 gnd Layout Mikroelektronik (DE-588)4264372-7 gnd Durchkontaktieren (DE-588)4150891-9 gnd VLSI (DE-588)4117388-0 gnd Entwurfsautomation (DE-588)4312536-0 gnd Dreidimensionale Integration (DE-588)4218841-6 gnd Verbindungstechnik (DE-588)4129183-9 gnd |
| topic_facet | Silicium Block-Layout Layout Mikroelektronik Durchkontaktieren VLSI Entwurfsautomation Dreidimensionale Integration Verbindungstechnik Hochschulschrift |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=027456153&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| volume_link | (DE-604)BV021786833 |
| work_keys_str_mv | AT knechteljohann interconnectplanningforphysicaldesignof3dintegratedcircuits AT knechteljohann interconnectplanningfor3dicdesign |