SystemVerilog for verification: a guide to learning the testbench language features
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
New York, NY
Springer
2008
|
| Ausgabe: | 2. ed. |
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | Literaturverz. S. [421] - 422 |
| Beschreibung: | XXXVI, 429 S. Ill., graph. Darst. 235 mm x 155 mm |
| ISBN: | 9780387765297 0387765298 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV035027078 | ||
| 003 | DE-604 | ||
| 005 | 20230125 | ||
| 007 | t | ||
| 008 | 080828s2008 ad|| |||| 00||| eng d | ||
| 015 | |a 07N440989 |2 dnb | ||
| 016 | 7 | |a 985962445 |2 DE-101 | |
| 020 | |a 9780387765297 |c Gb. : ca. EUR 106.30 (freier Pr.) |9 978-0-387-76529-7 | ||
| 020 | |a 0387765298 |c Gb. : ca. EUR 106.30 (freier Pr.) |9 0-387-76529-8 | ||
| 035 | |a (OCoLC)254591847 | ||
| 035 | |a (DE-599)DNB985962445 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-92 | ||
| 050 | 0 | |a TK7885.7 | |
| 082 | 0 | |a 621.39/2 |2 22 | |
| 084 | |a ST 250 |0 (DE-625)143626: |2 rvk | ||
| 084 | |a ZN 4010 |0 (DE-625)157337: |2 rvk | ||
| 084 | |a ZN 4030 |0 (DE-625)157339: |2 rvk | ||
| 084 | |a 620 |2 sdnb | ||
| 100 | 1 | |a Spear, Chris |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a SystemVerilog for verification |b a guide to learning the testbench language features |c Chris Spear |
| 250 | |a 2. ed. | ||
| 264 | 1 | |a New York, NY |b Springer |c 2008 | |
| 300 | |a XXXVI, 429 S. |b Ill., graph. Darst. |c 235 mm x 155 mm | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Literaturverz. S. [421] - 422 | ||
| 650 | 4 | |a Integrated circuits |x Verification | |
| 650 | 4 | |a Verilog (Computer hardware description language) | |
| 650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 856 | 4 | 2 | |m GBV Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016696115&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-016696115 | ||
Datensatz im Suchindex
| _version_ | 1804137955772596224 |
|---|---|
| adam_text | CHRIS SPEAR SYSTEMVERILOG FOR VERIFICATION A GUIDE TO LEARNING THE
TESTBENCH LANGUAGE FEATURES SECOND EDITION SPRINGER CONTENTS LISTOF
EXAMP] LISTOF FIGURES LISTOF TABLES PREFACE LES ACKNOWLEDGMENTS 1.
VERIFICATION GUIDELINES 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11
1.12 1.13 1.14 1.15 THE VERIFICATION PROCESS THE VERIFICATION
METHODOLOGY MANUAL BASIC TESTBENCH FUNCTIONALITY DIRECTED TESTING
METHODOLOGY BASICS CONSTRAINED-RANDOM STIMULUS WHAT SHOULD YOU
RANDOMIZE? FUNCTIONAL COVERAGE TESTBENCH COMPONENTS LAYERED TESTBENCH
BUILDING A LAYERED TESTBENCH SIMULATION ENVIRONMENT PHASES MAXIMUM CODE
REUSE TESTBENCH PERFORMANCE CONCLUSION XLLL XXV XXVII XXIX XXXV 1 2 4 5
5 7 8 10 13 14 15 21 22 23 23 24 2. DATA TYPES 25 2.1 BUILT-IN DATA
TYPES 25 2.2 FIXED-SIZE ARRAYS 28 2.3 DYNAMIC ARRAYS 34 2.4 QUEUES 36
2.5 ASSOCIATIVE ARRAYS 38 VLLL CONTENTS 40 41 46 48 50 52 55 59 59 60 61
63 63 65 65 66 72 73 75 77 4. CONNECTING THE TESTBENCH AND DESIGN 79 4.1
SEPARATING THE TESTBENCH AND DESIGN 80 4.2 THE INTERFACE CONSTRUCT 82
4.3 STIMULUS TIMING 88 4.4 INTERFACE DRIVING AND SAMPLING 96 4.5
CONNECTING IT ALL TOGETHER 103 4.6 TOP-LEVEL SCOPE 104 4.7 PROGRAM -
MODULE INTERACTIONS 106 4.8 SYSTEM VERILOG ASSERTIONS 107 4.9 THE
FOUR-PORT ATM ROUTER 109 4.10 THE REF PORT DIRECTION 117 4.11 THE ENDOF
SIMULATION 118 4.12 DIRECTED TEST FOR THE LC3 FETCH BLOCK 118 4.13
CONCLUSION 124 5. BASIC OOP 125 5.1 INTRODUCTION 125 5.2 THINK OFNOUNS,
NOT VERBS 126 5.3 YOUR FIRST CLASS 126 2.6 2.7 2.8 2.9 2.10 2.11 2.12
2.13 2.14 2.15 2.16 LINKED LISTS ARRAY METHODS CHOOSING A STORAGE TYPE
CREATING NEW TYPES WITH TYPEDEF CREATING USER-DEFMED STRUCTURES TYPE
CONVERSION ENUMERATED TYPES CONSTANTS STRINGS EXPRESSION WIDTH
CONCLUSION PROCEDURAL STATEMENTS AND ROUTINES 3.1 3.2 3.3 3.4 3.5 3.6
3.7 3.8 PROCEDURAL STATEMENTS TASKS, FUNCTIONS, AND VOID FUNCTIONS TASK
AND FUNCTION OVERVIEW ROUTINE ARGUMENTS RETURNING FROM A ROUTINE LOCAL
DATA STORAGE TIME VALUES CONCLUSION CONTENTS IX 6. 5.4 5.5 5.6 5.7 5.8
5.9 5.10 5.11 5.12 5.13 5.14 5.15 5.16 5.17 5.18 5.19 NDO 6.1 6.2 6.3
6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13 6.14 6.15 6.16 6.17 6.18
IEA] 7.1 7.2 7.3 7.4 7.5 7.6 WHERE TO DEFINE A CLASS OOP TERMINOLOGY
CREATING NEW OBJECTS OBJECT DEALLOCATION USING OBJECTS STATIC VARIABLES
VS. GLOBAL VARIABLES CLASS METHODS DEFINING METHODS OUTSIDE OF THE CLASS
SCOPING RULES USING ONE CLASS INSIDE ANOTHER UNDERSTANDING DYNAMIC
OBJECTS COPYING OBJECTS PUBLIC VS. LOCAL STRAYING OFFCOURSE BUILDING A
TESTBENCH CONCLUSION MIZATION INTRODUCTION WHAT TO RANDOMIZE
RANDOMIZATION IN SYSTEM VERFLOG CONSTRAINT DETAILS SOLUTION
PROBABILITIES CONTROLLING MULTIPLE CONSTRAINT BLOCKS VALID CONSTRAINTS
IN-LINE CONSTRAINTS THE PRERANDOMIZE AND POST_RANDOMIZE FUNCTIONS RANDOM
NUMBER FUNCTIONS CONSTRAINTS TIPS AND TECHNIQUES COMMON RANDOMIZATION
PROBLEMS ITERATIVE AND ARRAY CONSTRAINTS ATOMIC STIMULUS GENERATION VS.
SCENARIO GENERATION RANDOM CONTROL RANDOM NUMBER GENERATORS RANDOM
DEVICE CONFIGURATION CONCLUSION DS AND INTERPROCESS COMMUNICATION
WORKING WITH THREADS DISABLING THREADS INTERPROCESS COMMUNICATION EVENTS
SEMAPHORES MAILBOXES 127 128 129 132 134 134 138 139 141 144 147 151 157
157 158 159 161 161 162 165 167 178 182 183 184 185 187 187 193 195 204
207 209 213 216 217 218 228 232 233 238 240 CONTENTS 1.1 BUILDING A
TESTBENCH WITH THREADS AND IPC 253 7.8 CONCLUSION 257 ADVANCED OOP AND
TESTBENCH GUIDELINES 259 8.1 INTRODUCTION TO INHERITANCE 260 8.2
BLUEPRINT PATTERN 265 8.3 DOWNCASTING AND VIRTUAL METHODS 270 8.4
COMPOSITION, INHERITANCE, AND ALTERNATIVES 274 8.5 COPYING AN OBJECT 279
8.6 ABSTRACT CLASSES AND PURE VIRTUAL METHODS 282 8.7 CALLBACKS 284 8.8
PARAMETERIZED CLASSES 290 8.9 CONCLUSION 293 FUNCTIONAL COVERAGE 295 9.1
COVERAGE TYPES 298 9.2 FUNCTIONAL COVERAGE STRATEGIES 301 9.3 SIMPLE
FUNCTIONAL COVERAGE EXAMPLE 303 9.4 ANATOMYOFA COVER GROUP 305 9.5
TRIGGERING A COVER GROUP 307 9.6 DATASAMPLING 310 9.7 CROSS COVERAGE 319
9.8 GENERIC COVER GROUPS 325 9.9 COVERAGE OPTIONS 327 9.10 ANALYZING
COVERAGE DATA 329 9.11 MEASURING COVERAGE STATISTICS DURING SIMULATION
331 9.12 CONCLUSION 332 ADVANCED INTERFACES 333 10.1 VIRTUAL INTERFACES
WITH THE ATM ROUTER 334 10.2 CONNECTING TO MULTIPLE DESIGN
CONFIGURATIONS 342 10.3 PROCEDURAL CODE IN AN INTERFACE 347 10.4
CONCLUSION 350 A COMPLETE SYSTEMVERILOG TESTBENCH 351 11.1 DESIGN BLOCKS
351 11.2 TESTBENCH BLOCKS 356 11.3 ALTERNATE TESTS 377 11.4 CONCLUSION
379 INTERF ACING WITH C 381 12.1 PASSING SIMPLE VALUES 382 CONTENTS XI
12.2 CONNECTING TO A SIMPLE C ROUTINE 12.3 CONNECTING TO C++ 12.4 SIMPLE
ARRAY SHARING 12.5 OPEN ARRAYS 12.6 SHARING COMPOSITE TYPES 12.7 PURE
AND CONTEXT IMPORTED METHODS 12.8 COMMUNICATING FROM C TO SYSTEM VERILOG
12.9 CONNECTING OTHER LANGUAGES 12.10 CONCLUSION 385 393 398 400 404 407
407 418 419 REFERENCES INDEX 421 423
|
| adam_txt |
CHRIS SPEAR SYSTEMVERILOG FOR VERIFICATION A GUIDE TO LEARNING THE
TESTBENCH LANGUAGE FEATURES SECOND EDITION SPRINGER CONTENTS LISTOF
EXAMP] LISTOF FIGURES LISTOF TABLES PREFACE LES ACKNOWLEDGMENTS 1.
VERIFICATION GUIDELINES 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11
1.12 1.13 1.14 1.15 THE VERIFICATION PROCESS THE VERIFICATION
METHODOLOGY MANUAL BASIC TESTBENCH FUNCTIONALITY DIRECTED TESTING
METHODOLOGY BASICS CONSTRAINED-RANDOM STIMULUS WHAT SHOULD YOU
RANDOMIZE? FUNCTIONAL COVERAGE TESTBENCH COMPONENTS LAYERED TESTBENCH
BUILDING A LAYERED TESTBENCH SIMULATION ENVIRONMENT PHASES MAXIMUM CODE
REUSE TESTBENCH PERFORMANCE CONCLUSION XLLL XXV XXVII XXIX XXXV 1 2 4 5
5 7 8 10 13 14 15 21 22 23 23 24 2. DATA TYPES 25 2.1 BUILT-IN DATA
TYPES 25 2.2 FIXED-SIZE ARRAYS 28 2.3 DYNAMIC ARRAYS 34 2.4 QUEUES 36
2.5 ASSOCIATIVE ARRAYS 38 VLLL CONTENTS 40 41 46 48 50 52 55 59 59 60 61
63 63 65 65 66 72 73 75 77 4. CONNECTING THE TESTBENCH AND DESIGN 79 4.1
SEPARATING THE TESTBENCH AND DESIGN 80 4.2 THE INTERFACE CONSTRUCT 82
4.3 STIMULUS TIMING 88 4.4 INTERFACE DRIVING AND SAMPLING 96 4.5
CONNECTING IT ALL TOGETHER 103 4.6 TOP-LEVEL SCOPE 104 4.7 PROGRAM -
MODULE INTERACTIONS 106 4.8 SYSTEM VERILOG ASSERTIONS 107 4.9 THE
FOUR-PORT ATM ROUTER 109 4.10 THE REF PORT DIRECTION 117 4.11 THE ENDOF
SIMULATION 118 4.12 DIRECTED TEST FOR THE LC3 FETCH BLOCK 118 4.13
CONCLUSION 124 5. BASIC OOP 125 5.1 INTRODUCTION 125 5.2 THINK OFNOUNS,
NOT VERBS 126 5.3 YOUR FIRST CLASS 126 2.6 2.7 2.8 2.9 2.10 2.11 2.12
2.13 2.14 2.15 2.16 LINKED LISTS ARRAY METHODS CHOOSING A STORAGE TYPE
CREATING NEW TYPES WITH TYPEDEF CREATING USER-DEFMED STRUCTURES TYPE
CONVERSION ENUMERATED TYPES CONSTANTS STRINGS EXPRESSION WIDTH
CONCLUSION PROCEDURAL STATEMENTS AND ROUTINES 3.1 3.2 3.3 3.4 3.5 3.6
3.7 3.8 PROCEDURAL STATEMENTS TASKS, FUNCTIONS, AND VOID FUNCTIONS TASK
AND FUNCTION OVERVIEW ROUTINE ARGUMENTS RETURNING FROM A ROUTINE LOCAL
DATA STORAGE TIME VALUES CONCLUSION CONTENTS IX 6. 5.4 5.5 5.6 5.7 5.8
5.9 5.10 5.11 5.12 5.13 5.14 5.15 5.16 5.17 5.18 5.19 NDO 6.1 6.2 6.3
6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13 6.14 6.15 6.16 6.17 6.18
IEA] 7.1 7.2 7.3 7.4 7.5 7.6 WHERE TO DEFINE A CLASS OOP TERMINOLOGY
CREATING NEW OBJECTS OBJECT DEALLOCATION USING OBJECTS STATIC VARIABLES
VS. GLOBAL VARIABLES CLASS METHODS DEFINING METHODS OUTSIDE OF THE CLASS
SCOPING RULES USING ONE CLASS INSIDE ANOTHER UNDERSTANDING DYNAMIC
OBJECTS COPYING OBJECTS PUBLIC VS. LOCAL STRAYING OFFCOURSE BUILDING A
TESTBENCH CONCLUSION MIZATION INTRODUCTION WHAT TO RANDOMIZE
RANDOMIZATION IN SYSTEM VERFLOG CONSTRAINT DETAILS SOLUTION
PROBABILITIES CONTROLLING MULTIPLE CONSTRAINT BLOCKS VALID CONSTRAINTS
IN-LINE CONSTRAINTS THE PRERANDOMIZE AND POST_RANDOMIZE FUNCTIONS RANDOM
NUMBER FUNCTIONS CONSTRAINTS TIPS AND TECHNIQUES COMMON RANDOMIZATION
PROBLEMS ITERATIVE AND ARRAY CONSTRAINTS ATOMIC STIMULUS GENERATION VS.
SCENARIO GENERATION RANDOM CONTROL RANDOM NUMBER GENERATORS RANDOM
DEVICE CONFIGURATION CONCLUSION DS AND INTERPROCESS COMMUNICATION
WORKING WITH THREADS DISABLING THREADS INTERPROCESS COMMUNICATION EVENTS
SEMAPHORES MAILBOXES 127 128 129 132 134 134 138 139 141 144 147 151 157
157 158 159 161 161 162 165 167 178 182 183 184 185 187 187 193 195 204
207 209 213 216 217 218 228 232 233 238 240 CONTENTS 1.1 BUILDING A
TESTBENCH WITH THREADS AND IPC 253 7.8 CONCLUSION 257 ADVANCED OOP AND
TESTBENCH GUIDELINES 259 8.1 INTRODUCTION TO INHERITANCE 260 8.2
BLUEPRINT PATTERN 265 8.3 DOWNCASTING AND VIRTUAL METHODS 270 8.4
COMPOSITION, INHERITANCE, AND ALTERNATIVES 274 8.5 COPYING AN OBJECT 279
8.6 ABSTRACT CLASSES AND PURE VIRTUAL METHODS 282 8.7 CALLBACKS 284 8.8
PARAMETERIZED CLASSES 290 8.9 CONCLUSION 293 FUNCTIONAL COVERAGE 295 9.1
COVERAGE TYPES 298 9.2 FUNCTIONAL COVERAGE STRATEGIES 301 9.3 SIMPLE
FUNCTIONAL COVERAGE EXAMPLE 303 9.4 ANATOMYOFA COVER GROUP 305 9.5
TRIGGERING A COVER GROUP 307 9.6 DATASAMPLING 310 9.7 CROSS COVERAGE 319
9.8 GENERIC COVER GROUPS 325 9.9 COVERAGE OPTIONS 327 9.10 ANALYZING
COVERAGE DATA 329 9.11 MEASURING COVERAGE STATISTICS DURING SIMULATION
331 9.12 CONCLUSION 332 ADVANCED INTERFACES 333 10.1 VIRTUAL INTERFACES
WITH THE ATM ROUTER 334 10.2 CONNECTING TO MULTIPLE DESIGN
CONFIGURATIONS 342 10.3 PROCEDURAL CODE IN AN INTERFACE 347 10.4
CONCLUSION 350 A COMPLETE SYSTEMVERILOG TESTBENCH 351 11.1 DESIGN BLOCKS
351 11.2 TESTBENCH BLOCKS 356 11.3 ALTERNATE TESTS 377 11.4 CONCLUSION
379 INTERF ACING WITH C 381 12.1 PASSING SIMPLE VALUES 382 CONTENTS XI
12.2 CONNECTING TO A SIMPLE C ROUTINE 12.3 CONNECTING TO C++ 12.4 SIMPLE
ARRAY SHARING 12.5 OPEN ARRAYS 12.6 SHARING COMPOSITE TYPES 12.7 PURE
AND CONTEXT IMPORTED METHODS 12.8 COMMUNICATING FROM C TO SYSTEM VERILOG
12.9 CONNECTING OTHER LANGUAGES 12.10 CONCLUSION 385 393 398 400 404 407
407 418 419 REFERENCES INDEX 421 423 |
| any_adam_object | 1 |
| any_adam_object_boolean | 1 |
| author | Spear, Chris |
| author_facet | Spear, Chris |
| author_role | aut |
| author_sort | Spear, Chris |
| author_variant | c s cs |
| building | Verbundindex |
| bvnumber | BV035027078 |
| callnumber-first | T - Technology |
| callnumber-label | TK7885 |
| callnumber-raw | TK7885.7 |
| callnumber-search | TK7885.7 |
| callnumber-sort | TK 47885.7 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 250 ZN 4010 ZN 4030 |
| ctrlnum | (OCoLC)254591847 (DE-599)DNB985962445 |
| dewey-full | 621.39/2 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/2 |
| dewey-search | 621.39/2 |
| dewey-sort | 3621.39 12 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Maschinenbau / Maschinenwesen Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Maschinenbau / Maschinenwesen Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 2. ed. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01727nam a2200457 c 4500</leader><controlfield tag="001">BV035027078</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20230125 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">080828s2008 ad|| |||| 00||| eng d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">07N440989</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">985962445</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780387765297</subfield><subfield code="c">Gb. : ca. EUR 106.30 (freier Pr.)</subfield><subfield code="9">978-0-387-76529-7</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0387765298</subfield><subfield code="c">Gb. : ca. EUR 106.30 (freier Pr.)</subfield><subfield code="9">0-387-76529-8</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)254591847</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)DNB985962445</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-92</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7885.7</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/2</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4010</subfield><subfield code="0">(DE-625)157337:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4030</subfield><subfield code="0">(DE-625)157339:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">620</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Spear, Chris</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">SystemVerilog for verification</subfield><subfield code="b">a guide to learning the testbench language features</subfield><subfield code="c">Chris Spear</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2. ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY</subfield><subfield code="b">Springer</subfield><subfield code="c">2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XXXVI, 429 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield><subfield code="c">235 mm x 155 mm</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturverz. S. [421] - 422</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">GBV Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016696115&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-016696115</subfield></datafield></record></collection> |
| id | DE-604.BV035027078 |
| illustrated | Illustrated |
| index_date | 2024-07-02T21:48:24Z |
| indexdate | 2024-07-09T21:20:31Z |
| institution | BVB |
| isbn | 9780387765297 0387765298 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-016696115 |
| oclc_num | 254591847 |
| open_access_boolean | |
| owner | DE-92 |
| owner_facet | DE-92 |
| physical | XXXVI, 429 S. Ill., graph. Darst. 235 mm x 155 mm |
| publishDate | 2008 |
| publishDateSearch | 2008 |
| publishDateSort | 2008 |
| publisher | Springer |
| record_format | marc |
| spelling | Spear, Chris Verfasser aut SystemVerilog for verification a guide to learning the testbench language features Chris Spear 2. ed. New York, NY Springer 2008 XXXVI, 429 S. Ill., graph. Darst. 235 mm x 155 mm txt rdacontent n rdamedia nc rdacarrier Literaturverz. S. [421] - 422 Integrated circuits Verification Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd rswk-swf VERILOG (DE-588)4268385-3 s DE-604 GBV Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016696115&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Spear, Chris SystemVerilog for verification a guide to learning the testbench language features Integrated circuits Verification Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd |
| subject_GND | (DE-588)4268385-3 |
| title | SystemVerilog for verification a guide to learning the testbench language features |
| title_auth | SystemVerilog for verification a guide to learning the testbench language features |
| title_exact_search | SystemVerilog for verification a guide to learning the testbench language features |
| title_exact_search_txtP | SystemVerilog for verification a guide to learning the testbench language features |
| title_full | SystemVerilog for verification a guide to learning the testbench language features Chris Spear |
| title_fullStr | SystemVerilog for verification a guide to learning the testbench language features Chris Spear |
| title_full_unstemmed | SystemVerilog for verification a guide to learning the testbench language features Chris Spear |
| title_short | SystemVerilog for verification |
| title_sort | systemverilog for verification a guide to learning the testbench language features |
| title_sub | a guide to learning the testbench language features |
| topic | Integrated circuits Verification Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd |
| topic_facet | Integrated circuits Verification Verilog (Computer hardware description language) VERILOG |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016696115&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT spearchris systemverilogforverificationaguidetolearningthetestbenchlanguagefeatures |