Hybrid CMOS single-electron-transistor device and circuit design /:
"This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid c...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Weitere Verfasser: | |
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Boston, Mass. ; London :
Artech House,
©2006.
|
| Schriftenreihe: | Artech House integrated microsystems series.
|
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Zusammenfassung: | "This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid circuit design. Supported with over 180 illustrations and packaged with a CD-ROM of practical supplementary material, the book discusses."--Jacket |
| Beschreibung: | 1 online resource (xvii, 218 pages) : illustrations |
| Format: | Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002. |
| Bibliographie: | Includes bibliographical references and index. |
| ISBN: | 9781596930704 1596930705 |
Internformat
MARC
| LEADER | 00000cam a2200000 a 4500 | ||
|---|---|---|---|
| 001 | ZDB-4-EBA-ocn228291428 | ||
| 003 | OCoLC | ||
| 005 | 20241004212047.0 | ||
| 006 | m o d | ||
| 007 | cr cnu---unuuu | ||
| 008 | 080519s2006 maua ob 001 0 eng d | ||
| 010 | |z 2007270097 | ||
| 040 | |a N$T |b eng |e pn |c N$T |d YDXCP |d OCLCQ |d COCUF |d OCLCE |d E7B |d OCLCQ |d B24X7 |d OCLCQ |d OCLCF |d P4I |d OCLCQ |d NLGGC |d OCLCO |d FVL |d OCLCQ |d AZK |d LOA |d JBG |d INTCL |d AGLDB |d MOR |d PIFAG |d PIFBR |d OCLCQ |d WY@ |d U3W |d STF |d WRM |d VTS |d INT |d VT2 |d CUY |d OCLCQ |d COO |d WYU |d OCLCQ |d CEF |d M8D |d UKAHL |d HS0 |d UKCRE |d VLY |d EYM |d OCLCO |d OCLCQ |d ANO |d OCLCQ |d REDDC |d UPM |d INARC |d OCLCO |d OCLCL | ||
| 015 | |a GBA697406 |2 bnb | ||
| 016 | 7 | |a 013597916 |2 Uk | |
| 019 | |a 191034298 |a 290537526 |a 567967767 |a 607834655 |a 609201653 |a 722650327 |a 728035858 |a 961620939 |a 962688777 |a 966220385 |a 974139864 |a 982307496 |a 988512428 |a 992022253 |a 992027151 |a 999656374 |a 1018039512 |a 1037687402 |a 1038596995 |a 1043044966 |a 1047941484 |a 1053402876 |a 1055324484 |a 1060197797 |a 1062897756 |a 1081199569 |a 1096476644 |a 1148086508 |a 1156980647 |a 1228538584 |a 1257377023 |a 1391568804 | ||
| 020 | |a 9781596930704 |q (electronic bk.) | ||
| 020 | |a 1596930705 |q (electronic bk.) | ||
| 020 | |z 9781596930698 | ||
| 020 | |z 1596930691 |q (cased) | ||
| 035 | |a (OCoLC)228291428 |z (OCoLC)191034298 |z (OCoLC)290537526 |z (OCoLC)567967767 |z (OCoLC)607834655 |z (OCoLC)609201653 |z (OCoLC)722650327 |z (OCoLC)728035858 |z (OCoLC)961620939 |z (OCoLC)962688777 |z (OCoLC)966220385 |z (OCoLC)974139864 |z (OCoLC)982307496 |z (OCoLC)988512428 |z (OCoLC)992022253 |z (OCoLC)992027151 |z (OCoLC)999656374 |z (OCoLC)1018039512 |z (OCoLC)1037687402 |z (OCoLC)1038596995 |z (OCoLC)1043044966 |z (OCoLC)1047941484 |z (OCoLC)1053402876 |z (OCoLC)1055324484 |z (OCoLC)1060197797 |z (OCoLC)1062897756 |z (OCoLC)1081199569 |z (OCoLC)1096476644 |z (OCoLC)1148086508 |z (OCoLC)1156980647 |z (OCoLC)1228538584 |z (OCoLC)1257377023 |z (OCoLC)1391568804 | ||
| 042 | |a dlr | ||
| 050 | 4 | |a TK7871.99.M44 |b M247 2006eb | |
| 072 | 7 | |a COM |x 037000 |2 bisacsh | |
| 072 | 7 | |a COM |x 059000 |2 bisacsh | |
| 072 | 7 | |a COM |x 067000 |2 bisacsh | |
| 082 | 7 | |a 621.39732 |2 22 | |
| 049 | |a MAIN | ||
| 100 | 1 | |a Mahapatra, Santanu. |0 http://id.loc.gov/authorities/names/nb2006025560 | |
| 245 | 1 | 0 | |a Hybrid CMOS single-electron-transistor device and circuit design / |c Santanu Mahapatra, Adrian Mihai Ionescu. |
| 260 | |a Boston, Mass. ; |a London : |b Artech House, |c ©2006. | ||
| 300 | |a 1 online resource (xvii, 218 pages) : |b illustrations | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a data file | ||
| 490 | 1 | |a Artech House integrated microsystems series | |
| 504 | |a Includes bibliographical references and index. | ||
| 588 | 0 | |a Print version record. | |
| 506 | |3 Use copy |f Restrictions unspecified |2 star |5 MiAaHDL | ||
| 533 | |a Electronic reproduction. |b [Place of publication not identified] : |c HathiTrust Digital Library, |d 2010. |5 MiAaHDL | ||
| 538 | |a Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002. |u http://purl.oclc.org/DLF/benchrepro0212 |5 MiAaHDL | ||
| 583 | 1 | |a digitized |c 2010 |h HathiTrust Digital Library |l committed to preserve |2 pda |5 MiAaHDL | |
| 505 | 0 | 0 | |g Machine generated contents note: |g 1. |t Introduction : CMOS scaling and single electronics -- |g 2. |t Compact modeling of SETs -- |g 3. |t Single-electron transistor logic -- |g 4. |t Hybridization of CMOS and SET -- |g 5. |t Few electron multiple valued logic and memory design -- |g 6. |t Fabrication of SETs and compatibility with silicon CMOS -- |g App. |t A Gibbs free energy and development of MIB model. |
| 520 | |a "This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid circuit design. Supported with over 180 illustrations and packaged with a CD-ROM of practical supplementary material, the book discusses."--Jacket | ||
| 650 | 0 | |a Metal oxide semiconductors, Complementary. |0 http://id.loc.gov/authorities/subjects/sh85084067 | |
| 650 | 0 | |a Integrated circuits |x Design and construction. |0 http://id.loc.gov/authorities/subjects/sh85067118 | |
| 650 | 6 | |a MOS complémentaires. | |
| 650 | 6 | |a Circuits intégrés |x Conception et construction. | |
| 650 | 7 | |a COMPUTERS |x Machine Theory. |2 bisacsh | |
| 650 | 7 | |a COMPUTERS |x Computer Engineering. |2 bisacsh | |
| 650 | 7 | |a COMPUTERS |x Hardware |x General. |2 bisacsh | |
| 650 | 7 | |a Integrated circuits |x Design and construction |2 fast | |
| 650 | 7 | |a Metal oxide semiconductors, Complementary |2 fast | |
| 700 | 1 | |a Ionescu, Adrian M. |0 http://id.loc.gov/authorities/names/n2003015058 | |
| 758 | |i has work: |a Hybrid CMOS single-electron-transistor device and circuit design (Text) |1 https://id.oclc.org/worldcat/entity/E39PCFXP4mg8FQqf7tkFX9qPcP |4 https://id.oclc.org/worldcat/ontology/hasWork | ||
| 776 | 0 | 8 | |i Print version: |a Mahapatra, Santanu. |t Hybrid CMOS single-electron-transistor device and circuit design. |d Boston, Mass. ; London : Artech House, ©2006 |z 9781596930704 |z 1596930705 |w (DLC) 2007270097 |w (OCoLC)76797690 |
| 830 | 0 | |a Artech House integrated microsystems series. |0 http://id.loc.gov/authorities/names/nr2006021495 | |
| 856 | 4 | 0 | |l FWS01 |p ZDB-4-EBA |q FWS_PDA_EBA |u https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=225172 |3 Volltext |
| 938 | |a Askews and Holts Library Services |b ASKH |n AH28882043 | ||
| 938 | |a Books 24x7 |b B247 |n bke00032815 | ||
| 938 | |a EBSCOhost |b EBSC |n 225172 | ||
| 938 | |a IEEE |b IEEE |n 9101014 | ||
| 938 | |a YBP Library Services |b YANK |n 2515393 | ||
| 938 | |a Internet Archive |b INAR |n hybridcmossingle0000maha | ||
| 994 | |a 92 |b GEBAY | ||
| 912 | |a ZDB-4-EBA | ||
| 049 | |a DE-863 | ||
Datensatz im Suchindex
| DE-BY-FWS_katkey | ZDB-4-EBA-ocn228291428 |
|---|---|
| _version_ | 1816881667059482624 |
| adam_text | |
| any_adam_object | |
| author | Mahapatra, Santanu |
| author2 | Ionescu, Adrian M. |
| author2_role | |
| author2_variant | a m i am ami |
| author_GND | http://id.loc.gov/authorities/names/nb2006025560 http://id.loc.gov/authorities/names/n2003015058 |
| author_facet | Mahapatra, Santanu Ionescu, Adrian M. |
| author_role | |
| author_sort | Mahapatra, Santanu |
| author_variant | s m sm |
| building | Verbundindex |
| bvnumber | localFWS |
| callnumber-first | T - Technology |
| callnumber-label | TK7871 |
| callnumber-raw | TK7871.99.M44 M247 2006eb |
| callnumber-search | TK7871.99.M44 M247 2006eb |
| callnumber-sort | TK 47871.99 M44 M247 42006EB |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| collection | ZDB-4-EBA |
| contents | Introduction : CMOS scaling and single electronics -- Compact modeling of SETs -- Single-electron transistor logic -- Hybridization of CMOS and SET -- Few electron multiple valued logic and memory design -- Fabrication of SETs and compatibility with silicon CMOS -- A Gibbs free energy and development of MIB model. |
| ctrlnum | (OCoLC)228291428 |
| dewey-full | 621.39732 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39732 |
| dewey-search | 621.39732 |
| dewey-sort | 3621.39732 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>05786cam a2200757 a 4500</leader><controlfield tag="001">ZDB-4-EBA-ocn228291428</controlfield><controlfield tag="003">OCoLC</controlfield><controlfield tag="005">20241004212047.0</controlfield><controlfield tag="006">m o d </controlfield><controlfield tag="007">cr cnu---unuuu</controlfield><controlfield tag="008">080519s2006 maua ob 001 0 eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="z"> 2007270097</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">N$T</subfield><subfield code="b">eng</subfield><subfield code="e">pn</subfield><subfield code="c">N$T</subfield><subfield code="d">YDXCP</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">COCUF</subfield><subfield code="d">OCLCE</subfield><subfield code="d">E7B</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">B24X7</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCF</subfield><subfield code="d">P4I</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">NLGGC</subfield><subfield code="d">OCLCO</subfield><subfield code="d">FVL</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">AZK</subfield><subfield code="d">LOA</subfield><subfield code="d">JBG</subfield><subfield code="d">INTCL</subfield><subfield code="d">AGLDB</subfield><subfield code="d">MOR</subfield><subfield code="d">PIFAG</subfield><subfield code="d">PIFBR</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">WY@</subfield><subfield code="d">U3W</subfield><subfield code="d">STF</subfield><subfield code="d">WRM</subfield><subfield code="d">VTS</subfield><subfield code="d">INT</subfield><subfield code="d">VT2</subfield><subfield code="d">CUY</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">COO</subfield><subfield code="d">WYU</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">CEF</subfield><subfield code="d">M8D</subfield><subfield code="d">UKAHL</subfield><subfield code="d">HS0</subfield><subfield code="d">UKCRE</subfield><subfield code="d">VLY</subfield><subfield code="d">EYM</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">ANO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">REDDC</subfield><subfield code="d">UPM</subfield><subfield code="d">INARC</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCL</subfield></datafield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">GBA697406</subfield><subfield code="2">bnb</subfield></datafield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">013597916</subfield><subfield code="2">Uk</subfield></datafield><datafield tag="019" ind1=" " ind2=" "><subfield code="a">191034298</subfield><subfield code="a">290537526</subfield><subfield code="a">567967767</subfield><subfield code="a">607834655</subfield><subfield code="a">609201653</subfield><subfield code="a">722650327</subfield><subfield code="a">728035858</subfield><subfield code="a">961620939</subfield><subfield code="a">962688777</subfield><subfield code="a">966220385</subfield><subfield code="a">974139864</subfield><subfield code="a">982307496</subfield><subfield code="a">988512428</subfield><subfield code="a">992022253</subfield><subfield code="a">992027151</subfield><subfield code="a">999656374</subfield><subfield code="a">1018039512</subfield><subfield code="a">1037687402</subfield><subfield code="a">1038596995</subfield><subfield code="a">1043044966</subfield><subfield code="a">1047941484</subfield><subfield code="a">1053402876</subfield><subfield code="a">1055324484</subfield><subfield code="a">1060197797</subfield><subfield code="a">1062897756</subfield><subfield code="a">1081199569</subfield><subfield code="a">1096476644</subfield><subfield code="a">1148086508</subfield><subfield code="a">1156980647</subfield><subfield code="a">1228538584</subfield><subfield code="a">1257377023</subfield><subfield code="a">1391568804</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781596930704</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1596930705</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">9781596930698</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">1596930691</subfield><subfield code="q">(cased)</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)228291428</subfield><subfield code="z">(OCoLC)191034298</subfield><subfield code="z">(OCoLC)290537526</subfield><subfield code="z">(OCoLC)567967767</subfield><subfield code="z">(OCoLC)607834655</subfield><subfield code="z">(OCoLC)609201653</subfield><subfield code="z">(OCoLC)722650327</subfield><subfield code="z">(OCoLC)728035858</subfield><subfield code="z">(OCoLC)961620939</subfield><subfield code="z">(OCoLC)962688777</subfield><subfield code="z">(OCoLC)966220385</subfield><subfield code="z">(OCoLC)974139864</subfield><subfield code="z">(OCoLC)982307496</subfield><subfield code="z">(OCoLC)988512428</subfield><subfield code="z">(OCoLC)992022253</subfield><subfield code="z">(OCoLC)992027151</subfield><subfield code="z">(OCoLC)999656374</subfield><subfield code="z">(OCoLC)1018039512</subfield><subfield code="z">(OCoLC)1037687402</subfield><subfield code="z">(OCoLC)1038596995</subfield><subfield code="z">(OCoLC)1043044966</subfield><subfield code="z">(OCoLC)1047941484</subfield><subfield code="z">(OCoLC)1053402876</subfield><subfield code="z">(OCoLC)1055324484</subfield><subfield code="z">(OCoLC)1060197797</subfield><subfield code="z">(OCoLC)1062897756</subfield><subfield code="z">(OCoLC)1081199569</subfield><subfield code="z">(OCoLC)1096476644</subfield><subfield code="z">(OCoLC)1148086508</subfield><subfield code="z">(OCoLC)1156980647</subfield><subfield code="z">(OCoLC)1228538584</subfield><subfield code="z">(OCoLC)1257377023</subfield><subfield code="z">(OCoLC)1391568804</subfield></datafield><datafield tag="042" ind1=" " ind2=" "><subfield code="a">dlr</subfield></datafield><datafield tag="050" ind1=" " ind2="4"><subfield code="a">TK7871.99.M44</subfield><subfield code="b">M247 2006eb</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">COM</subfield><subfield code="x">037000</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">COM</subfield><subfield code="x">059000</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">COM</subfield><subfield code="x">067000</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="082" ind1="7" ind2=" "><subfield code="a">621.39732</subfield><subfield code="2">22</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">MAIN</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Mahapatra, Santanu.</subfield><subfield code="0">http://id.loc.gov/authorities/names/nb2006025560</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Hybrid CMOS single-electron-transistor device and circuit design /</subfield><subfield code="c">Santanu Mahapatra, Adrian Mihai Ionescu.</subfield></datafield><datafield tag="260" ind1=" " ind2=" "><subfield code="a">Boston, Mass. ;</subfield><subfield code="a">London :</subfield><subfield code="b">Artech House,</subfield><subfield code="c">©2006.</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (xvii, 218 pages) :</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">computer</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">online resource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="347" ind1=" " ind2=" "><subfield code="a">data file</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Artech House integrated microsystems series</subfield></datafield><datafield tag="504" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index.</subfield></datafield><datafield tag="588" ind1="0" ind2=" "><subfield code="a">Print version record.</subfield></datafield><datafield tag="506" ind1=" " ind2=" "><subfield code="3">Use copy</subfield><subfield code="f">Restrictions unspecified</subfield><subfield code="2">star</subfield><subfield code="5">MiAaHDL</subfield></datafield><datafield tag="533" ind1=" " ind2=" "><subfield code="a">Electronic reproduction.</subfield><subfield code="b">[Place of publication not identified] :</subfield><subfield code="c">HathiTrust Digital Library,</subfield><subfield code="d">2010.</subfield><subfield code="5">MiAaHDL</subfield></datafield><datafield tag="538" ind1=" " ind2=" "><subfield code="a">Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002.</subfield><subfield code="u">http://purl.oclc.org/DLF/benchrepro0212</subfield><subfield code="5">MiAaHDL</subfield></datafield><datafield tag="583" ind1="1" ind2=" "><subfield code="a">digitized</subfield><subfield code="c">2010</subfield><subfield code="h">HathiTrust Digital Library</subfield><subfield code="l">committed to preserve</subfield><subfield code="2">pda</subfield><subfield code="5">MiAaHDL</subfield></datafield><datafield tag="505" ind1="0" ind2="0"><subfield code="g">Machine generated contents note:</subfield><subfield code="g">1.</subfield><subfield code="t">Introduction : CMOS scaling and single electronics --</subfield><subfield code="g">2.</subfield><subfield code="t">Compact modeling of SETs --</subfield><subfield code="g">3.</subfield><subfield code="t">Single-electron transistor logic --</subfield><subfield code="g">4.</subfield><subfield code="t">Hybridization of CMOS and SET --</subfield><subfield code="g">5.</subfield><subfield code="t">Few electron multiple valued logic and memory design --</subfield><subfield code="g">6.</subfield><subfield code="t">Fabrication of SETs and compatibility with silicon CMOS --</subfield><subfield code="g">App.</subfield><subfield code="t">A Gibbs free energy and development of MIB model.</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">"This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid circuit design. Supported with over 180 illustrations and packaged with a CD-ROM of practical supplementary material, the book discusses."--Jacket</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Metal oxide semiconductors, Complementary.</subfield><subfield code="0">http://id.loc.gov/authorities/subjects/sh85084067</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Integrated circuits</subfield><subfield code="x">Design and construction.</subfield><subfield code="0">http://id.loc.gov/authorities/subjects/sh85067118</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">MOS complémentaires.</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Circuits intégrés</subfield><subfield code="x">Conception et construction.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS</subfield><subfield code="x">Machine Theory.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS</subfield><subfield code="x">Computer Engineering.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS</subfield><subfield code="x">Hardware</subfield><subfield code="x">General.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits</subfield><subfield code="x">Design and construction</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Metal oxide semiconductors, Complementary</subfield><subfield code="2">fast</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Ionescu, Adrian M.</subfield><subfield code="0">http://id.loc.gov/authorities/names/n2003015058</subfield></datafield><datafield tag="758" ind1=" " ind2=" "><subfield code="i">has work:</subfield><subfield code="a">Hybrid CMOS single-electron-transistor device and circuit design (Text)</subfield><subfield code="1">https://id.oclc.org/worldcat/entity/E39PCFXP4mg8FQqf7tkFX9qPcP</subfield><subfield code="4">https://id.oclc.org/worldcat/ontology/hasWork</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Print version:</subfield><subfield code="a">Mahapatra, Santanu.</subfield><subfield code="t">Hybrid CMOS single-electron-transistor device and circuit design.</subfield><subfield code="d">Boston, Mass. ; London : Artech House, ©2006</subfield><subfield code="z">9781596930704</subfield><subfield code="z">1596930705</subfield><subfield code="w">(DLC) 2007270097</subfield><subfield code="w">(OCoLC)76797690</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Artech House integrated microsystems series.</subfield><subfield code="0">http://id.loc.gov/authorities/names/nr2006021495</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="l">FWS01</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FWS_PDA_EBA</subfield><subfield code="u">https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=225172</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">Askews and Holts Library Services</subfield><subfield code="b">ASKH</subfield><subfield code="n">AH28882043</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">Books 24x7</subfield><subfield code="b">B247</subfield><subfield code="n">bke00032815</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">EBSCOhost</subfield><subfield code="b">EBSC</subfield><subfield code="n">225172</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">IEEE</subfield><subfield code="b">IEEE</subfield><subfield code="n">9101014</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">YBP Library Services</subfield><subfield code="b">YANK</subfield><subfield code="n">2515393</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">Internet Archive</subfield><subfield code="b">INAR</subfield><subfield code="n">hybridcmossingle0000maha</subfield></datafield><datafield tag="994" ind1=" " ind2=" "><subfield code="a">92</subfield><subfield code="b">GEBAY</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-EBA</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-863</subfield></datafield></record></collection> |
| id | ZDB-4-EBA-ocn228291428 |
| illustrated | Illustrated |
| indexdate | 2024-11-27T13:16:21Z |
| institution | BVB |
| isbn | 9781596930704 1596930705 |
| language | English |
| oclc_num | 228291428 |
| open_access_boolean | |
| owner | MAIN DE-863 DE-BY-FWS |
| owner_facet | MAIN DE-863 DE-BY-FWS |
| physical | 1 online resource (xvii, 218 pages) : illustrations |
| psigel | ZDB-4-EBA |
| publishDate | 2006 |
| publishDateSearch | 2006 |
| publishDateSort | 2006 |
| publisher | Artech House, |
| record_format | marc |
| series | Artech House integrated microsystems series. |
| series2 | Artech House integrated microsystems series |
| spelling | Mahapatra, Santanu. http://id.loc.gov/authorities/names/nb2006025560 Hybrid CMOS single-electron-transistor device and circuit design / Santanu Mahapatra, Adrian Mihai Ionescu. Boston, Mass. ; London : Artech House, ©2006. 1 online resource (xvii, 218 pages) : illustrations text txt rdacontent computer c rdamedia online resource cr rdacarrier data file Artech House integrated microsystems series Includes bibliographical references and index. Print version record. Use copy Restrictions unspecified star MiAaHDL Electronic reproduction. [Place of publication not identified] : HathiTrust Digital Library, 2010. MiAaHDL Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002. http://purl.oclc.org/DLF/benchrepro0212 MiAaHDL digitized 2010 HathiTrust Digital Library committed to preserve pda MiAaHDL Machine generated contents note: 1. Introduction : CMOS scaling and single electronics -- 2. Compact modeling of SETs -- 3. Single-electron transistor logic -- 4. Hybridization of CMOS and SET -- 5. Few electron multiple valued logic and memory design -- 6. Fabrication of SETs and compatibility with silicon CMOS -- App. A Gibbs free energy and development of MIB model. "This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid circuit design. Supported with over 180 illustrations and packaged with a CD-ROM of practical supplementary material, the book discusses."--Jacket Metal oxide semiconductors, Complementary. http://id.loc.gov/authorities/subjects/sh85084067 Integrated circuits Design and construction. http://id.loc.gov/authorities/subjects/sh85067118 MOS complémentaires. Circuits intégrés Conception et construction. COMPUTERS Machine Theory. bisacsh COMPUTERS Computer Engineering. bisacsh COMPUTERS Hardware General. bisacsh Integrated circuits Design and construction fast Metal oxide semiconductors, Complementary fast Ionescu, Adrian M. http://id.loc.gov/authorities/names/n2003015058 has work: Hybrid CMOS single-electron-transistor device and circuit design (Text) https://id.oclc.org/worldcat/entity/E39PCFXP4mg8FQqf7tkFX9qPcP https://id.oclc.org/worldcat/ontology/hasWork Print version: Mahapatra, Santanu. Hybrid CMOS single-electron-transistor device and circuit design. Boston, Mass. ; London : Artech House, ©2006 9781596930704 1596930705 (DLC) 2007270097 (OCoLC)76797690 Artech House integrated microsystems series. http://id.loc.gov/authorities/names/nr2006021495 FWS01 ZDB-4-EBA FWS_PDA_EBA https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=225172 Volltext |
| spellingShingle | Mahapatra, Santanu Hybrid CMOS single-electron-transistor device and circuit design / Artech House integrated microsystems series. Introduction : CMOS scaling and single electronics -- Compact modeling of SETs -- Single-electron transistor logic -- Hybridization of CMOS and SET -- Few electron multiple valued logic and memory design -- Fabrication of SETs and compatibility with silicon CMOS -- A Gibbs free energy and development of MIB model. Metal oxide semiconductors, Complementary. http://id.loc.gov/authorities/subjects/sh85084067 Integrated circuits Design and construction. http://id.loc.gov/authorities/subjects/sh85067118 MOS complémentaires. Circuits intégrés Conception et construction. COMPUTERS Machine Theory. bisacsh COMPUTERS Computer Engineering. bisacsh COMPUTERS Hardware General. bisacsh Integrated circuits Design and construction fast Metal oxide semiconductors, Complementary fast |
| subject_GND | http://id.loc.gov/authorities/subjects/sh85084067 http://id.loc.gov/authorities/subjects/sh85067118 |
| title | Hybrid CMOS single-electron-transistor device and circuit design / |
| title_alt | Introduction : CMOS scaling and single electronics -- Compact modeling of SETs -- Single-electron transistor logic -- Hybridization of CMOS and SET -- Few electron multiple valued logic and memory design -- Fabrication of SETs and compatibility with silicon CMOS -- A Gibbs free energy and development of MIB model. |
| title_auth | Hybrid CMOS single-electron-transistor device and circuit design / |
| title_exact_search | Hybrid CMOS single-electron-transistor device and circuit design / |
| title_full | Hybrid CMOS single-electron-transistor device and circuit design / Santanu Mahapatra, Adrian Mihai Ionescu. |
| title_fullStr | Hybrid CMOS single-electron-transistor device and circuit design / Santanu Mahapatra, Adrian Mihai Ionescu. |
| title_full_unstemmed | Hybrid CMOS single-electron-transistor device and circuit design / Santanu Mahapatra, Adrian Mihai Ionescu. |
| title_short | Hybrid CMOS single-electron-transistor device and circuit design / |
| title_sort | hybrid cmos single electron transistor device and circuit design |
| topic | Metal oxide semiconductors, Complementary. http://id.loc.gov/authorities/subjects/sh85084067 Integrated circuits Design and construction. http://id.loc.gov/authorities/subjects/sh85067118 MOS complémentaires. Circuits intégrés Conception et construction. COMPUTERS Machine Theory. bisacsh COMPUTERS Computer Engineering. bisacsh COMPUTERS Hardware General. bisacsh Integrated circuits Design and construction fast Metal oxide semiconductors, Complementary fast |
| topic_facet | Metal oxide semiconductors, Complementary. Integrated circuits Design and construction. MOS complémentaires. Circuits intégrés Conception et construction. COMPUTERS Machine Theory. COMPUTERS Computer Engineering. COMPUTERS Hardware General. Integrated circuits Design and construction Metal oxide semiconductors, Complementary |
| url | https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=225172 |
| work_keys_str_mv | AT mahapatrasantanu hybridcmossingleelectrontransistordeviceandcircuitdesign AT ionescuadrianm hybridcmossingleelectrontransistordeviceandcircuitdesign |