VLSI test principles and architectures :: design for testability /
This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume. Most up-to-date coverage of design for testability. Coverage of indu...
Saved in:
| Other Authors: | , , |
|---|---|
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Amsterdam ; Boston :
Elsevier Morgan Kaufmann Publishers,
[2006]
|
| Series: | Morgan Kaufmann series in systems on silicon.
|
| Subjects: | |
| Online Access: | DE-862 DE-863 DE-862 DE-863 |
| Summary: | This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume. Most up-to-date coverage of design for testability. Coverage of industry practices commonly found in commercial DFT tools but not discussed in other books. Numerous, practical examples in each chapter illustrating basic VLSI test principles and DFT architectures. Lecture slides and exercise solutions for all chapters are now available. Instructors are also eligible for downloading PPT slide files and MSWORD solutions files from the manual website. |
| Physical Description: | 1 online resource (xxx, 777 pages) : illustrations |
| Bibliography: | Includes bibliographical references and index. |
| ISBN: | 9780080474793 0080474799 |
Staff View
MARC
| LEADER | 00000cam a2200000 i 4500 | ||
|---|---|---|---|
| 001 | ZDB-4-EBA-ocn162573568 | ||
| 003 | OCoLC | ||
| 005 | 20250103110447.0 | ||
| 006 | m o d | ||
| 007 | cr cn||||||||| | ||
| 008 | 070806t20062006ne a ob 001 0 eng d | ||
| 010 | |a 2006006869 | ||
| 040 | |a OPELS |b eng |e rda |e pn |c OPELS |d OCLCG |d OCLCQ |d N$T |d EBLCP |d MERUC |d E7B |d IDEBK |d UMI |d CEF |d NHM |d DEBSZ |d KNOVL |d OCLCO |d OCLCQ |d KNOVL |d WAU |d KNOVL |d OCLCF |d OCLCQ |d CUS |d OCLCQ |d OCLCO |d OCLCQ |d KNOVL |d YDXCP |d OCLCO |d OCLCQ |d OCLCO |d OCLCQ |d OCLCO |d COO |d OCLCO |d OCLCQ |d OCLCO |d AZK |d OCLCO |d AGLDB |d LVT |d TOA |d OCLCO |d MOR |d PIFAG |d ZCU |d OCLCQ |d JBG |d U3W |d BUF |d REB |d STF |d WRM |d D6H |d OCLCO |d OCLCQ |d VTS |d ICG |d INT |d VT2 |d AU@ |d OCLCO |d OCLCQ |d OCLCA |d REC |d OCLCO |d OCLCQ |d MERER |d LEAUB |d OCLCO |d OCLCQ |d DKC |d OCLCQ |d OCLCO |d OCLCQ |d K6U |d LUN |d OCLCQ |d OCLCO |d M8D |d OCLCO |d OCLCQ |d KSU |d OCL |d GZM |d OCLCQ |d OCLCO |d OCLCL |d EZC |d UKCRE | ||
| 019 | |a 123441360 |a 154703466 |a 299750751 |a 434023516 |a 441775657 |a 648178245 |a 772045718 |a 856952279 |a 961513666 |a 962682390 |a 972045931 |a 988532552 |a 992014050 |a 1026460121 |a 1034946424 |a 1035711655 |a 1037790220 |a 1038699337 |a 1044324180 |a 1055404986 |a 1056398101 |a 1058118432 |a 1060909266 |a 1153046457 | ||
| 020 | |a 9780080474793 |q (electronic bk.) | ||
| 020 | |a 0080474799 |q (electronic bk.) | ||
| 020 | |z 9780123705976 |q (hbk.) | ||
| 020 | |z 0123705975 |q (hbk.) | ||
| 035 | |a (OCoLC)162573568 |z (OCoLC)123441360 |z (OCoLC)154703466 |z (OCoLC)299750751 |z (OCoLC)434023516 |z (OCoLC)441775657 |z (OCoLC)648178245 |z (OCoLC)772045718 |z (OCoLC)856952279 |z (OCoLC)961513666 |z (OCoLC)962682390 |z (OCoLC)972045931 |z (OCoLC)988532552 |z (OCoLC)992014050 |z (OCoLC)1026460121 |z (OCoLC)1034946424 |z (OCoLC)1035711655 |z (OCoLC)1037790220 |z (OCoLC)1038699337 |z (OCoLC)1044324180 |z (OCoLC)1055404986 |z (OCoLC)1056398101 |z (OCoLC)1058118432 |z (OCoLC)1060909266 |z (OCoLC)1153046457 | ||
| 037 | |a 132281:132389 |b Elsevier Science & Technology |n http://www.sciencedirect.com | ||
| 050 | 4 | |a TK7874.75 |b .V587 2006eb | |
| 072 | 7 | |a TEC |x 008050 |2 bisacsh | |
| 072 | 7 | |a TEC |x 008030 |2 bisacsh | |
| 072 | 7 | |a COM |x 036000 |2 bisacsh | |
| 082 | 7 | |a 621.39/5 |2 22 | |
| 084 | |a ZN 4030 |2 rvk | ||
| 084 | |a ZN 4950 |2 rvk | ||
| 084 | |a ZN 4952 |2 rvk | ||
| 049 | |a MAIN | ||
| 245 | 0 | 0 | |a VLSI test principles and architectures : |b design for testability / |c edited by Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen. |
| 264 | 1 | |a Amsterdam ; |a Boston : |b Elsevier Morgan Kaufmann Publishers, |c [2006] | |
| 264 | 4 | |c ©2006 | |
| 300 | |a 1 online resource (xxx, 777 pages) : |b illustrations | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 490 | 1 | |a The Morgan Kaufmann series in systems on silicon | |
| 504 | |a Includes bibliographical references and index. | ||
| 505 | 0 | |a Design for testability / Laung-Terng (L.-T.) Wang, Xiaoqing Wen, and Khader S. Abdel-Hafez -- Logic and fault simulation / Jiun-Lang Huang, James C.-M. Li, and Duncan M. (Hank) Walker -- Test generation / Michael S. Hsiao -- Logic built-in self-test / Laung-Terng (L.-T.) Wang -- Test compression / Xiaowei Li, Kuen-Jong Lee, and Nur A. Touba -- Logic diagnosis / Shi-Yu Huang -- Memory testing and built-in self-test / Cheng-Wen Wu -- Memory diagnosis and built-in self-repair / Cheng-Wen Wu -- Boundary scan and core-based testing / Kuen-Jong Lee -- Analog and mixed-signal testing / Chauchin Su -- Test technology trends in the nanometer age / Kwang-Ting (Tim) Cheng, Wen-Ben Jone, and Laung-Terng (L.-T.) Wang. | |
| 520 | |a This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume. Most up-to-date coverage of design for testability. Coverage of industry practices commonly found in commercial DFT tools but not discussed in other books. Numerous, practical examples in each chapter illustrating basic VLSI test principles and DFT architectures. Lecture slides and exercise solutions for all chapters are now available. Instructors are also eligible for downloading PPT slide files and MSWORD solutions files from the manual website. | ||
| 588 | 0 | |a Print version record. | |
| 650 | 0 | |a Integrated circuits |x Very large scale integration |x Testing. | |
| 650 | 0 | |a Integrated circuits |x Very large scale integration |x Design. | |
| 650 | 0 | |a Integrated circuits |x Very large scale integration |x Design and construction. | |
| 650 | 6 | |a Circuits intégrés à très grande échelle |x Essais. | |
| 650 | 6 | |a Circuits intégrés à très grande échelle |x Conception et construction. | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x VLSI & ULSI. |2 bisacsh | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x Logic. |2 bisacsh | |
| 650 | 7 | |a COMPUTERS |x Logic Design. |2 bisacsh | |
| 650 | 7 | |a Integrated circuits |x Very large scale integration |x Testing. |2 blmlsh | |
| 650 | 7 | |a Integrated circuits |x Very large scale integration |x Design. |2 blmlsh | |
| 650 | 7 | |a Integrated circuits |x Very large scale integration |x Design and construction |2 fast | |
| 650 | 7 | |a Integrated circuits |x Very large scale integration |x Design |2 fast | |
| 650 | 7 | |a Integrated circuits |x Very large scale integration |x Testing |2 fast | |
| 650 | 7 | |a Testen |2 gnd | |
| 650 | 7 | |a VLSI |2 gnd |0 http://d-nb.info/gnd/4117388-0 | |
| 650 | 7 | |a Circuitos integrados vlsi. |2 larpcal | |
| 655 | 7 | |a dissertations. |2 aat | |
| 655 | 7 | |a Academic theses |2 fast | |
| 655 | 7 | |a Academic theses. |2 lcgft |0 http://id.loc.gov/authorities/genreForms/gf2014026039 | |
| 655 | 7 | |a Thèses et écrits académiques. |2 rvmgf | |
| 700 | 1 | |a Wang, Laung-Terng, |e editor. | |
| 700 | 1 | |a Wu, Cheng-Wen, |c EE Ph. D., |e editor. |1 https://id.oclc.org/worldcat/entity/E39PCjxmfVgHb6DmrxWJWjR4tq |0 http://id.loc.gov/authorities/names/n2006014252 | |
| 700 | 1 | |a Wen, Xiaoqing, |e editor. | |
| 758 | |i has work: |a VLSI test principles and architectures (Text) |1 https://id.oclc.org/worldcat/entity/E39PCFxhv3HCbPPD6VKyC8VWfy |4 https://id.oclc.org/worldcat/ontology/hasWork | ||
| 776 | 0 | 8 | |i Print version: |t VLSI test principles and architectures. |d Amsterdam ; Boston : Elsevier Morgan Kaufmann Publishers, ©2006 |z 0123705975 |z 9780123705976 |w (DLC) 2006006869 |w (OCoLC)64624834 |
| 830 | 0 | |a Morgan Kaufmann series in systems on silicon. |0 http://id.loc.gov/authorities/names/n2001146727 | |
| 966 | 4 | 0 | |l DE-862 |p ZDB-4-EBA |q FWS_PDA_EBA |u https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=189477 |3 Volltext |
| 966 | 4 | 0 | |l DE-863 |p ZDB-4-EBA |q FWS_PDA_EBA |u https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=189477 |3 Volltext |
| 966 | 4 | 0 | |l DE-862 |p ZDB-4-EBA |q FWS_PDA_EBA |u https://www.sciencedirect.com/science/book/9780123705976 |3 Volltext |
| 966 | 4 | 0 | |l DE-863 |p ZDB-4-EBA |q FWS_PDA_EBA |u https://www.sciencedirect.com/science/book/9780123705976 |3 Volltext |
| 938 | |a ProQuest Ebook Central |b EBLB |n EBL288757 | ||
| 938 | |a ebrary |b EBRY |n ebr10169928 | ||
| 938 | |a EBSCOhost |b EBSC |n 189477 | ||
| 938 | |a ProQuest MyiLibrary Digital eBook Collection |b IDEB |n 96684 | ||
| 938 | |a YBP Library Services |b YANK |n 2551392 | ||
| 994 | |a 92 |b GEBAY | ||
| 912 | |a ZDB-4-EBA | ||
| 049 | |a DE-862 | ||
| 049 | |a DE-863 | ||
Record in the Search Index
| DE-BY-FWS_katkey | ZDB-4-EBA-ocn162573568 |
|---|---|
| _version_ | 1829094612140032000 |
| adam_text | |
| any_adam_object | |
| author2 | Wang, Laung-Terng Wu, Cheng-Wen, EE Ph. D. Wen, Xiaoqing |
| author2_role | edt edt edt |
| author2_variant | l t w ltw c w w cww x w xw |
| author_GND | http://id.loc.gov/authorities/names/n2006014252 |
| author_facet | Wang, Laung-Terng Wu, Cheng-Wen, EE Ph. D. Wen, Xiaoqing |
| building | Verbundindex |
| bvnumber | localFWS |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.75 .V587 2006eb |
| callnumber-search | TK7874.75 .V587 2006eb |
| callnumber-sort | TK 47874.75 V587 42006EB |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 4030 ZN 4950 ZN 4952 |
| collection | ZDB-4-EBA |
| contents | Design for testability / Laung-Terng (L.-T.) Wang, Xiaoqing Wen, and Khader S. Abdel-Hafez -- Logic and fault simulation / Jiun-Lang Huang, James C.-M. Li, and Duncan M. (Hank) Walker -- Test generation / Michael S. Hsiao -- Logic built-in self-test / Laung-Terng (L.-T.) Wang -- Test compression / Xiaowei Li, Kuen-Jong Lee, and Nur A. Touba -- Logic diagnosis / Shi-Yu Huang -- Memory testing and built-in self-test / Cheng-Wen Wu -- Memory diagnosis and built-in self-repair / Cheng-Wen Wu -- Boundary scan and core-based testing / Kuen-Jong Lee -- Analog and mixed-signal testing / Chauchin Su -- Test technology trends in the nanometer age / Kwang-Ting (Tim) Cheng, Wen-Ben Jone, and Laung-Terng (L.-T.) Wang. |
| ctrlnum | (OCoLC)162573568 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>06797cam a2200865 i 4500</leader><controlfield tag="001">ZDB-4-EBA-ocn162573568</controlfield><controlfield tag="003">OCoLC</controlfield><controlfield tag="005">20250103110447.0</controlfield><controlfield tag="006">m o d </controlfield><controlfield tag="007">cr cn|||||||||</controlfield><controlfield tag="008">070806t20062006ne a ob 001 0 eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a"> 2006006869</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">OPELS</subfield><subfield code="b">eng</subfield><subfield code="e">rda</subfield><subfield code="e">pn</subfield><subfield code="c">OPELS</subfield><subfield code="d">OCLCG</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">N$T</subfield><subfield code="d">EBLCP</subfield><subfield code="d">MERUC</subfield><subfield code="d">E7B</subfield><subfield code="d">IDEBK</subfield><subfield code="d">UMI</subfield><subfield code="d">CEF</subfield><subfield code="d">NHM</subfield><subfield code="d">DEBSZ</subfield><subfield code="d">KNOVL</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">KNOVL</subfield><subfield code="d">WAU</subfield><subfield code="d">KNOVL</subfield><subfield code="d">OCLCF</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">CUS</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">KNOVL</subfield><subfield code="d">YDXCP</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">COO</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">AZK</subfield><subfield code="d">OCLCO</subfield><subfield code="d">AGLDB</subfield><subfield code="d">LVT</subfield><subfield code="d">TOA</subfield><subfield code="d">OCLCO</subfield><subfield code="d">MOR</subfield><subfield code="d">PIFAG</subfield><subfield code="d">ZCU</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">JBG</subfield><subfield code="d">U3W</subfield><subfield code="d">BUF</subfield><subfield code="d">REB</subfield><subfield code="d">STF</subfield><subfield code="d">WRM</subfield><subfield code="d">D6H</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">VTS</subfield><subfield code="d">ICG</subfield><subfield code="d">INT</subfield><subfield code="d">VT2</subfield><subfield code="d">AU@</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCA</subfield><subfield code="d">REC</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">MERER</subfield><subfield code="d">LEAUB</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">DKC</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">K6U</subfield><subfield code="d">LUN</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">M8D</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">KSU</subfield><subfield code="d">OCL</subfield><subfield code="d">GZM</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCL</subfield><subfield code="d">EZC</subfield><subfield code="d">UKCRE</subfield></datafield><datafield tag="019" ind1=" " ind2=" "><subfield code="a">123441360</subfield><subfield code="a">154703466</subfield><subfield code="a">299750751</subfield><subfield code="a">434023516</subfield><subfield code="a">441775657</subfield><subfield code="a">648178245</subfield><subfield code="a">772045718</subfield><subfield code="a">856952279</subfield><subfield code="a">961513666</subfield><subfield code="a">962682390</subfield><subfield code="a">972045931</subfield><subfield code="a">988532552</subfield><subfield code="a">992014050</subfield><subfield code="a">1026460121</subfield><subfield code="a">1034946424</subfield><subfield code="a">1035711655</subfield><subfield code="a">1037790220</subfield><subfield code="a">1038699337</subfield><subfield code="a">1044324180</subfield><subfield code="a">1055404986</subfield><subfield code="a">1056398101</subfield><subfield code="a">1058118432</subfield><subfield code="a">1060909266</subfield><subfield code="a">1153046457</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780080474793</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0080474799</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">9780123705976</subfield><subfield code="q">(hbk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">0123705975</subfield><subfield code="q">(hbk.)</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)162573568</subfield><subfield code="z">(OCoLC)123441360</subfield><subfield code="z">(OCoLC)154703466</subfield><subfield code="z">(OCoLC)299750751</subfield><subfield code="z">(OCoLC)434023516</subfield><subfield code="z">(OCoLC)441775657</subfield><subfield code="z">(OCoLC)648178245</subfield><subfield code="z">(OCoLC)772045718</subfield><subfield code="z">(OCoLC)856952279</subfield><subfield code="z">(OCoLC)961513666</subfield><subfield code="z">(OCoLC)962682390</subfield><subfield code="z">(OCoLC)972045931</subfield><subfield code="z">(OCoLC)988532552</subfield><subfield code="z">(OCoLC)992014050</subfield><subfield code="z">(OCoLC)1026460121</subfield><subfield code="z">(OCoLC)1034946424</subfield><subfield code="z">(OCoLC)1035711655</subfield><subfield code="z">(OCoLC)1037790220</subfield><subfield code="z">(OCoLC)1038699337</subfield><subfield code="z">(OCoLC)1044324180</subfield><subfield code="z">(OCoLC)1055404986</subfield><subfield code="z">(OCoLC)1056398101</subfield><subfield code="z">(OCoLC)1058118432</subfield><subfield code="z">(OCoLC)1060909266</subfield><subfield code="z">(OCoLC)1153046457</subfield></datafield><datafield tag="037" ind1=" " ind2=" "><subfield code="a">132281:132389</subfield><subfield code="b">Elsevier Science & Technology</subfield><subfield code="n">http://www.sciencedirect.com</subfield></datafield><datafield tag="050" ind1=" " ind2="4"><subfield code="a">TK7874.75</subfield><subfield code="b">.V587 2006eb</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">TEC</subfield><subfield code="x">008050</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">TEC</subfield><subfield code="x">008030</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">COM</subfield><subfield code="x">036000</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="082" ind1="7" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4030</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4952</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">MAIN</subfield></datafield><datafield tag="245" ind1="0" ind2="0"><subfield code="a">VLSI test principles and architectures :</subfield><subfield code="b">design for testability /</subfield><subfield code="c">edited by Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam ;</subfield><subfield code="a">Boston :</subfield><subfield code="b">Elsevier Morgan Kaufmann Publishers,</subfield><subfield code="c">[2006]</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">©2006</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (xxx, 777 pages) :</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">computer</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">online resource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">The Morgan Kaufmann series in systems on silicon</subfield></datafield><datafield tag="504" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index.</subfield></datafield><datafield tag="505" ind1="0" ind2=" "><subfield code="a">Design for testability / Laung-Terng (L.-T.) Wang, Xiaoqing Wen, and Khader S. Abdel-Hafez -- Logic and fault simulation / Jiun-Lang Huang, James C.-M. Li, and Duncan M. (Hank) Walker -- Test generation / Michael S. Hsiao -- Logic built-in self-test / Laung-Terng (L.-T.) Wang -- Test compression / Xiaowei Li, Kuen-Jong Lee, and Nur A. Touba -- Logic diagnosis / Shi-Yu Huang -- Memory testing and built-in self-test / Cheng-Wen Wu -- Memory diagnosis and built-in self-repair / Cheng-Wen Wu -- Boundary scan and core-based testing / Kuen-Jong Lee -- Analog and mixed-signal testing / Chauchin Su -- Test technology trends in the nanometer age / Kwang-Ting (Tim) Cheng, Wen-Ben Jone, and Laung-Terng (L.-T.) Wang.</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume. Most up-to-date coverage of design for testability. Coverage of industry practices commonly found in commercial DFT tools but not discussed in other books. Numerous, practical examples in each chapter illustrating basic VLSI test principles and DFT architectures. Lecture slides and exercise solutions for all chapters are now available. Instructors are also eligible for downloading PPT slide files and MSWORD solutions files from the manual website.</subfield></datafield><datafield tag="588" ind1="0" ind2=" "><subfield code="a">Print version record.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Testing.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design and construction.</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Circuits intégrés à très grande échelle</subfield><subfield code="x">Essais.</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Circuits intégrés à très grande échelle</subfield><subfield code="x">Conception et construction.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING</subfield><subfield code="x">Electronics</subfield><subfield code="x">Circuits</subfield><subfield code="x">VLSI & ULSI.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING</subfield><subfield code="x">Electronics</subfield><subfield code="x">Circuits</subfield><subfield code="x">Logic.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS</subfield><subfield code="x">Logic Design.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Testing.</subfield><subfield code="2">blmlsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design.</subfield><subfield code="2">blmlsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design and construction</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Testing</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Testen</subfield><subfield code="2">gnd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">VLSI</subfield><subfield code="2">gnd</subfield><subfield code="0">http://d-nb.info/gnd/4117388-0</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuitos integrados vlsi.</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="a">dissertations.</subfield><subfield code="2">aat</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="a">Academic theses</subfield><subfield code="2">fast</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="a">Academic theses.</subfield><subfield code="2">lcgft</subfield><subfield code="0">http://id.loc.gov/authorities/genreForms/gf2014026039</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="a">Thèses et écrits académiques.</subfield><subfield code="2">rvmgf</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Wang, Laung-Terng,</subfield><subfield code="e">editor.</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Wu, Cheng-Wen,</subfield><subfield code="c">EE Ph. D.,</subfield><subfield code="e">editor.</subfield><subfield code="1">https://id.oclc.org/worldcat/entity/E39PCjxmfVgHb6DmrxWJWjR4tq</subfield><subfield code="0">http://id.loc.gov/authorities/names/n2006014252</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Wen, Xiaoqing,</subfield><subfield code="e">editor.</subfield></datafield><datafield tag="758" ind1=" " ind2=" "><subfield code="i">has work:</subfield><subfield code="a">VLSI test principles and architectures (Text)</subfield><subfield code="1">https://id.oclc.org/worldcat/entity/E39PCFxhv3HCbPPD6VKyC8VWfy</subfield><subfield code="4">https://id.oclc.org/worldcat/ontology/hasWork</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Print version:</subfield><subfield code="t">VLSI test principles and architectures.</subfield><subfield code="d">Amsterdam ; Boston : Elsevier Morgan Kaufmann Publishers, ©2006</subfield><subfield code="z">0123705975</subfield><subfield code="z">9780123705976</subfield><subfield code="w">(DLC) 2006006869</subfield><subfield code="w">(OCoLC)64624834</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Morgan Kaufmann series in systems on silicon.</subfield><subfield code="0">http://id.loc.gov/authorities/names/n2001146727</subfield></datafield><datafield tag="966" ind1="4" ind2="0"><subfield code="l">DE-862</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FWS_PDA_EBA</subfield><subfield code="u">https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=189477</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="4" ind2="0"><subfield code="l">DE-863</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FWS_PDA_EBA</subfield><subfield code="u">https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=189477</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="4" ind2="0"><subfield code="l">DE-862</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FWS_PDA_EBA</subfield><subfield code="u">https://www.sciencedirect.com/science/book/9780123705976</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="4" ind2="0"><subfield code="l">DE-863</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FWS_PDA_EBA</subfield><subfield code="u">https://www.sciencedirect.com/science/book/9780123705976</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">ProQuest Ebook Central</subfield><subfield code="b">EBLB</subfield><subfield code="n">EBL288757</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">ebrary</subfield><subfield code="b">EBRY</subfield><subfield code="n">ebr10169928</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">EBSCOhost</subfield><subfield code="b">EBSC</subfield><subfield code="n">189477</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">ProQuest MyiLibrary Digital eBook Collection</subfield><subfield code="b">IDEB</subfield><subfield code="n">96684</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">YBP Library Services</subfield><subfield code="b">YANK</subfield><subfield code="n">2551392</subfield></datafield><datafield tag="994" ind1=" " ind2=" "><subfield code="a">92</subfield><subfield code="b">GEBAY</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-EBA</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-862</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-863</subfield></datafield></record></collection> |
| genre | dissertations. aat Academic theses fast Academic theses. lcgft http://id.loc.gov/authorities/genreForms/gf2014026039 Thèses et écrits académiques. rvmgf |
| genre_facet | dissertations. Academic theses Academic theses. Thèses et écrits académiques. |
| id | ZDB-4-EBA-ocn162573568 |
| illustrated | Illustrated |
| indexdate | 2025-04-11T08:35:53Z |
| institution | BVB |
| isbn | 9780080474793 0080474799 |
| language | English |
| lccn | 2006006869 |
| oclc_num | 162573568 |
| open_access_boolean | |
| owner | MAIN DE-862 DE-BY-FWS DE-863 DE-BY-FWS |
| owner_facet | MAIN DE-862 DE-BY-FWS DE-863 DE-BY-FWS |
| physical | 1 online resource (xxx, 777 pages) : illustrations |
| psigel | ZDB-4-EBA FWS_PDA_EBA ZDB-4-EBA |
| publishDate | 2006 |
| publishDateSearch | 2006 |
| publishDateSort | 2006 |
| publisher | Elsevier Morgan Kaufmann Publishers, |
| record_format | marc |
| series | Morgan Kaufmann series in systems on silicon. |
| series2 | The Morgan Kaufmann series in systems on silicon |
| spelling | VLSI test principles and architectures : design for testability / edited by Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen. Amsterdam ; Boston : Elsevier Morgan Kaufmann Publishers, [2006] ©2006 1 online resource (xxx, 777 pages) : illustrations text txt rdacontent computer c rdamedia online resource cr rdacarrier The Morgan Kaufmann series in systems on silicon Includes bibliographical references and index. Design for testability / Laung-Terng (L.-T.) Wang, Xiaoqing Wen, and Khader S. Abdel-Hafez -- Logic and fault simulation / Jiun-Lang Huang, James C.-M. Li, and Duncan M. (Hank) Walker -- Test generation / Michael S. Hsiao -- Logic built-in self-test / Laung-Terng (L.-T.) Wang -- Test compression / Xiaowei Li, Kuen-Jong Lee, and Nur A. Touba -- Logic diagnosis / Shi-Yu Huang -- Memory testing and built-in self-test / Cheng-Wen Wu -- Memory diagnosis and built-in self-repair / Cheng-Wen Wu -- Boundary scan and core-based testing / Kuen-Jong Lee -- Analog and mixed-signal testing / Chauchin Su -- Test technology trends in the nanometer age / Kwang-Ting (Tim) Cheng, Wen-Ben Jone, and Laung-Terng (L.-T.) Wang. This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume. Most up-to-date coverage of design for testability. Coverage of industry practices commonly found in commercial DFT tools but not discussed in other books. Numerous, practical examples in each chapter illustrating basic VLSI test principles and DFT architectures. Lecture slides and exercise solutions for all chapters are now available. Instructors are also eligible for downloading PPT slide files and MSWORD solutions files from the manual website. Print version record. Integrated circuits Very large scale integration Testing. Integrated circuits Very large scale integration Design. Integrated circuits Very large scale integration Design and construction. Circuits intégrés à très grande échelle Essais. Circuits intégrés à très grande échelle Conception et construction. TECHNOLOGY & ENGINEERING Electronics Circuits VLSI & ULSI. bisacsh TECHNOLOGY & ENGINEERING Electronics Circuits Logic. bisacsh COMPUTERS Logic Design. bisacsh Integrated circuits Very large scale integration Testing. blmlsh Integrated circuits Very large scale integration Design. blmlsh Integrated circuits Very large scale integration Design and construction fast Integrated circuits Very large scale integration Design fast Integrated circuits Very large scale integration Testing fast Testen gnd VLSI gnd http://d-nb.info/gnd/4117388-0 Circuitos integrados vlsi. larpcal dissertations. aat Academic theses fast Academic theses. lcgft http://id.loc.gov/authorities/genreForms/gf2014026039 Thèses et écrits académiques. rvmgf Wang, Laung-Terng, editor. Wu, Cheng-Wen, EE Ph. D., editor. https://id.oclc.org/worldcat/entity/E39PCjxmfVgHb6DmrxWJWjR4tq http://id.loc.gov/authorities/names/n2006014252 Wen, Xiaoqing, editor. has work: VLSI test principles and architectures (Text) https://id.oclc.org/worldcat/entity/E39PCFxhv3HCbPPD6VKyC8VWfy https://id.oclc.org/worldcat/ontology/hasWork Print version: VLSI test principles and architectures. Amsterdam ; Boston : Elsevier Morgan Kaufmann Publishers, ©2006 0123705975 9780123705976 (DLC) 2006006869 (OCoLC)64624834 Morgan Kaufmann series in systems on silicon. http://id.loc.gov/authorities/names/n2001146727 |
| spellingShingle | VLSI test principles and architectures : design for testability / Morgan Kaufmann series in systems on silicon. Design for testability / Laung-Terng (L.-T.) Wang, Xiaoqing Wen, and Khader S. Abdel-Hafez -- Logic and fault simulation / Jiun-Lang Huang, James C.-M. Li, and Duncan M. (Hank) Walker -- Test generation / Michael S. Hsiao -- Logic built-in self-test / Laung-Terng (L.-T.) Wang -- Test compression / Xiaowei Li, Kuen-Jong Lee, and Nur A. Touba -- Logic diagnosis / Shi-Yu Huang -- Memory testing and built-in self-test / Cheng-Wen Wu -- Memory diagnosis and built-in self-repair / Cheng-Wen Wu -- Boundary scan and core-based testing / Kuen-Jong Lee -- Analog and mixed-signal testing / Chauchin Su -- Test technology trends in the nanometer age / Kwang-Ting (Tim) Cheng, Wen-Ben Jone, and Laung-Terng (L.-T.) Wang. Integrated circuits Very large scale integration Testing. Integrated circuits Very large scale integration Design. Integrated circuits Very large scale integration Design and construction. Circuits intégrés à très grande échelle Essais. Circuits intégrés à très grande échelle Conception et construction. TECHNOLOGY & ENGINEERING Electronics Circuits VLSI & ULSI. bisacsh TECHNOLOGY & ENGINEERING Electronics Circuits Logic. bisacsh COMPUTERS Logic Design. bisacsh Integrated circuits Very large scale integration Testing. blmlsh Integrated circuits Very large scale integration Design. blmlsh Integrated circuits Very large scale integration Design and construction fast Integrated circuits Very large scale integration Design fast Integrated circuits Very large scale integration Testing fast Testen gnd VLSI gnd http://d-nb.info/gnd/4117388-0 Circuitos integrados vlsi. larpcal |
| subject_GND | http://d-nb.info/gnd/4117388-0 http://id.loc.gov/authorities/genreForms/gf2014026039 |
| title | VLSI test principles and architectures : design for testability / |
| title_auth | VLSI test principles and architectures : design for testability / |
| title_exact_search | VLSI test principles and architectures : design for testability / |
| title_full | VLSI test principles and architectures : design for testability / edited by Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen. |
| title_fullStr | VLSI test principles and architectures : design for testability / edited by Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen. |
| title_full_unstemmed | VLSI test principles and architectures : design for testability / edited by Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen. |
| title_short | VLSI test principles and architectures : |
| title_sort | vlsi test principles and architectures design for testability |
| title_sub | design for testability / |
| topic | Integrated circuits Very large scale integration Testing. Integrated circuits Very large scale integration Design. Integrated circuits Very large scale integration Design and construction. Circuits intégrés à très grande échelle Essais. Circuits intégrés à très grande échelle Conception et construction. TECHNOLOGY & ENGINEERING Electronics Circuits VLSI & ULSI. bisacsh TECHNOLOGY & ENGINEERING Electronics Circuits Logic. bisacsh COMPUTERS Logic Design. bisacsh Integrated circuits Very large scale integration Testing. blmlsh Integrated circuits Very large scale integration Design. blmlsh Integrated circuits Very large scale integration Design and construction fast Integrated circuits Very large scale integration Design fast Integrated circuits Very large scale integration Testing fast Testen gnd VLSI gnd http://d-nb.info/gnd/4117388-0 Circuitos integrados vlsi. larpcal |
| topic_facet | Integrated circuits Very large scale integration Testing. Integrated circuits Very large scale integration Design. Integrated circuits Very large scale integration Design and construction. Circuits intégrés à très grande échelle Essais. Circuits intégrés à très grande échelle Conception et construction. TECHNOLOGY & ENGINEERING Electronics Circuits VLSI & ULSI. TECHNOLOGY & ENGINEERING Electronics Circuits Logic. COMPUTERS Logic Design. Integrated circuits Very large scale integration Design and construction Integrated circuits Very large scale integration Design Integrated circuits Very large scale integration Testing Testen VLSI Circuitos integrados vlsi. dissertations. Academic theses Academic theses. Thèses et écrits académiques. |
| work_keys_str_mv | AT wanglaungterng vlsitestprinciplesandarchitecturesdesignfortestability AT wuchengwen vlsitestprinciplesandarchitecturesdesignfortestability AT wenxiaoqing vlsitestprinciplesandarchitecturesdesignfortestability |