Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs /:
This book is an undergraduate level textbook presenting a thorough discussion of state-of-the-art digital devices and circuits. It is self-contained.
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
[Fremont, Calif.?] :
Orchard Publications,
©2007.
|
| Ausgabe: | 2nd ed. |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Zusammenfassung: | This book is an undergraduate level textbook presenting a thorough discussion of state-of-the-art digital devices and circuits. It is self-contained. |
| Beschreibung: | 1 online resource (1 volume (various pagings)) : illustrations |
| Bibliographie: | Includes bibliographical references and index. |
| ISBN: | 9781934404065 1934404063 9781934404058 1934404055 |
Internformat
MARC
| LEADER | 00000cam a2200000 a 4500 | ||
|---|---|---|---|
| 001 | ZDB-4-EBA-ocn128337518 | ||
| 003 | OCoLC | ||
| 005 | 20241004212047.0 | ||
| 006 | m o d | ||
| 007 | cr cnu---unuuu | ||
| 008 | 070516s2007 caua ob 001 0 eng d | ||
| 040 | |a N$T |b eng |e pn |c N$T |d OCLCQ |d TEFOD |d IDEBK |d OCLCQ |d AU@ |d CEF |d QE2 |d B24X7 |d OCLCQ |d OCLCF |d OCLCQ |d NLGGC |d OCLCQ |d CNNAI |d EBLCP |d DEBSZ |d OCLCQ |d ZCU |d MERUC |d OCLCQ |d VTS |d AGLDB |d ICG |d OCLCQ |d COO |d STF |d DKC |d OCLCQ |d M8D |d S9I |d OCLCQ |d EYM |d OCLCQ |d OCLCO |d MHW |d OCLCQ |d OCLCO |d OCLCQ |d OCLCO |d OCLCL | ||
| 019 | |a 132681120 |a 271725466 |a 313648104 |a 808600852 |a 842287582 |a 923318812 |a 999656904 |a 1060192725 |a 1105888564 |a 1194774294 | ||
| 020 | |a 9781934404065 |q (electronic bk.) | ||
| 020 | |a 1934404063 |q (electronic bk.) | ||
| 020 | |a 9781934404058 |q (pbk. ; |q alk. paper) | ||
| 020 | |a 1934404055 |q (pbk. ; |q alk. paper) | ||
| 035 | |a (OCoLC)128337518 |z (OCoLC)132681120 |z (OCoLC)271725466 |z (OCoLC)313648104 |z (OCoLC)808600852 |z (OCoLC)842287582 |z (OCoLC)923318812 |z (OCoLC)999656904 |z (OCoLC)1060192725 |z (OCoLC)1105888564 |z (OCoLC)1194774294 | ||
| 037 | |b OverDrive, Inc. |n http://www.overdrive.com | ||
| 050 | 4 | |a TK7895.G36 |b K37 2007eb | |
| 072 | 7 | |a TEC |x 008050 |2 bisacsh | |
| 072 | 7 | |a TEC |x 008030 |2 bisacsh | |
| 072 | 7 | |a COM |x 036000 |2 bisacsh | |
| 082 | 7 | |a 621.395 |2 22 | |
| 049 | |a MAIN | ||
| 100 | 1 | |a Karris, Steven T. |0 http://id.loc.gov/authorities/names/n2003001793 | |
| 245 | 1 | 0 | |a Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / |c Steven T. Karris. |
| 250 | |a 2nd ed. | ||
| 260 | |a [Fremont, Calif.?] : |b Orchard Publications, |c ©2007. | ||
| 300 | |a 1 online resource (1 volume (various pagings)) : |b illustrations | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a data file | ||
| 504 | |a Includes bibliographical references and index. | ||
| 588 | 0 | |a Print version record. | |
| 505 | 0 | |a Common number systems and conversions -- Operations in binary, octal, and hexadecimal systems -- Sign magnitude and floating point arithmetic -- Binary codes -- Fundamentals of Boolean algebra -- Minterms and maxterms -- Combinatorial logic circuits -- Sequential logic circuits -- Memory devices -- Advanced arithmetic and logic operations -- Introduction to field programmable devices -- Introduction to MATLAB -- Introduction to Simulink -- Introduction to ABEL hardware description language -- Introduction to VHDL -- Introduction to Verilog -- Introduction to boundary scan architecture. | |
| 520 | |a This book is an undergraduate level textbook presenting a thorough discussion of state-of-the-art digital devices and circuits. It is self-contained. | ||
| 650 | 0 | |a Field programmable gate arrays. |0 http://id.loc.gov/authorities/subjects/sh93009062 | |
| 650 | 0 | |a Programmable logic devices. |0 http://id.loc.gov/authorities/subjects/sh87004285 | |
| 650 | 6 | |a Réseaux logiques programmables par l'utilisateur. | |
| 650 | 6 | |a Dispositifs logiques programmables. | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x VLSI & ULSI. |2 bisacsh | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x Logic. |2 bisacsh | |
| 650 | 7 | |a COMPUTERS |x Logic Design. |2 bisacsh | |
| 650 | 7 | |a Field programmable gate arrays |2 fast | |
| 650 | 7 | |a Programmable logic devices |2 fast | |
| 758 | |i has work: |a Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs (Text) |1 https://id.oclc.org/worldcat/entity/E39PCH6Pcg7KHFCbJJFjPKTXMP |4 https://id.oclc.org/worldcat/ontology/hasWork | ||
| 776 | 0 | 8 | |i Print version: |a Karris, Steven T. |t Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs. |b 2nd ed. |d [Fremont, Calif.?] : Orchard Publications, ©2007 |z 9781934404058 |
| 856 | 4 | 0 | |l FWS01 |p ZDB-4-EBA |q FWS_PDA_EBA |u https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=189761 |3 Volltext |
| 938 | |a Books 24x7 |b B247 |n bke00019479 | ||
| 938 | |a ProQuest Ebook Central |b EBLB |n EBL284844 | ||
| 938 | |a EBSCOhost |b EBSC |n 189761 | ||
| 994 | |a 92 |b GEBAY | ||
| 912 | |a ZDB-4-EBA | ||
| 049 | |a DE-863 | ||
Datensatz im Suchindex
| DE-BY-FWS_katkey | ZDB-4-EBA-ocn128337518 |
|---|---|
| _version_ | 1816881647622029312 |
| adam_text | |
| any_adam_object | |
| author | Karris, Steven T. |
| author_GND | http://id.loc.gov/authorities/names/n2003001793 |
| author_facet | Karris, Steven T. |
| author_role | |
| author_sort | Karris, Steven T. |
| author_variant | s t k st stk |
| building | Verbundindex |
| bvnumber | localFWS |
| callnumber-first | T - Technology |
| callnumber-label | TK7895 |
| callnumber-raw | TK7895.G36 K37 2007eb |
| callnumber-search | TK7895.G36 K37 2007eb |
| callnumber-sort | TK 47895 G36 K37 42007EB |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| collection | ZDB-4-EBA |
| contents | Common number systems and conversions -- Operations in binary, octal, and hexadecimal systems -- Sign magnitude and floating point arithmetic -- Binary codes -- Fundamentals of Boolean algebra -- Minterms and maxterms -- Combinatorial logic circuits -- Sequential logic circuits -- Memory devices -- Advanced arithmetic and logic operations -- Introduction to field programmable devices -- Introduction to MATLAB -- Introduction to Simulink -- Introduction to ABEL hardware description language -- Introduction to VHDL -- Introduction to Verilog -- Introduction to boundary scan architecture. |
| ctrlnum | (OCoLC)128337518 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 2nd ed. |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>04068cam a2200613 a 4500</leader><controlfield tag="001">ZDB-4-EBA-ocn128337518</controlfield><controlfield tag="003">OCoLC</controlfield><controlfield tag="005">20241004212047.0</controlfield><controlfield tag="006">m o d </controlfield><controlfield tag="007">cr cnu---unuuu</controlfield><controlfield tag="008">070516s2007 caua ob 001 0 eng d</controlfield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">N$T</subfield><subfield code="b">eng</subfield><subfield code="e">pn</subfield><subfield code="c">N$T</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">TEFOD</subfield><subfield code="d">IDEBK</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">AU@</subfield><subfield code="d">CEF</subfield><subfield code="d">QE2</subfield><subfield code="d">B24X7</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCF</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">NLGGC</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">CNNAI</subfield><subfield code="d">EBLCP</subfield><subfield code="d">DEBSZ</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">ZCU</subfield><subfield code="d">MERUC</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">VTS</subfield><subfield code="d">AGLDB</subfield><subfield code="d">ICG</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">COO</subfield><subfield code="d">STF</subfield><subfield code="d">DKC</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">M8D</subfield><subfield code="d">S9I</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">EYM</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">MHW</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCQ</subfield><subfield code="d">OCLCO</subfield><subfield code="d">OCLCL</subfield></datafield><datafield tag="019" ind1=" " ind2=" "><subfield code="a">132681120</subfield><subfield code="a">271725466</subfield><subfield code="a">313648104</subfield><subfield code="a">808600852</subfield><subfield code="a">842287582</subfield><subfield code="a">923318812</subfield><subfield code="a">999656904</subfield><subfield code="a">1060192725</subfield><subfield code="a">1105888564</subfield><subfield code="a">1194774294</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781934404065</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1934404063</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781934404058</subfield><subfield code="q">(pbk. ;</subfield><subfield code="q">alk. paper)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1934404055</subfield><subfield code="q">(pbk. ;</subfield><subfield code="q">alk. paper)</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)128337518</subfield><subfield code="z">(OCoLC)132681120</subfield><subfield code="z">(OCoLC)271725466</subfield><subfield code="z">(OCoLC)313648104</subfield><subfield code="z">(OCoLC)808600852</subfield><subfield code="z">(OCoLC)842287582</subfield><subfield code="z">(OCoLC)923318812</subfield><subfield code="z">(OCoLC)999656904</subfield><subfield code="z">(OCoLC)1060192725</subfield><subfield code="z">(OCoLC)1105888564</subfield><subfield code="z">(OCoLC)1194774294</subfield></datafield><datafield tag="037" ind1=" " ind2=" "><subfield code="b">OverDrive, Inc.</subfield><subfield code="n">http://www.overdrive.com</subfield></datafield><datafield tag="050" ind1=" " ind2="4"><subfield code="a">TK7895.G36</subfield><subfield code="b">K37 2007eb</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">TEC</subfield><subfield code="x">008050</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">TEC</subfield><subfield code="x">008030</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">COM</subfield><subfield code="x">036000</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="082" ind1="7" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">22</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">MAIN</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Karris, Steven T.</subfield><subfield code="0">http://id.loc.gov/authorities/names/n2003001793</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs /</subfield><subfield code="c">Steven T. Karris.</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2nd ed.</subfield></datafield><datafield tag="260" ind1=" " ind2=" "><subfield code="a">[Fremont, Calif.?] :</subfield><subfield code="b">Orchard Publications,</subfield><subfield code="c">©2007.</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (1 volume (various pagings)) :</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">computer</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">online resource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="347" ind1=" " ind2=" "><subfield code="a">data file</subfield></datafield><datafield tag="504" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index.</subfield></datafield><datafield tag="588" ind1="0" ind2=" "><subfield code="a">Print version record.</subfield></datafield><datafield tag="505" ind1="0" ind2=" "><subfield code="a">Common number systems and conversions -- Operations in binary, octal, and hexadecimal systems -- Sign magnitude and floating point arithmetic -- Binary codes -- Fundamentals of Boolean algebra -- Minterms and maxterms -- Combinatorial logic circuits -- Sequential logic circuits -- Memory devices -- Advanced arithmetic and logic operations -- Introduction to field programmable devices -- Introduction to MATLAB -- Introduction to Simulink -- Introduction to ABEL hardware description language -- Introduction to VHDL -- Introduction to Verilog -- Introduction to boundary scan architecture.</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This book is an undergraduate level textbook presenting a thorough discussion of state-of-the-art digital devices and circuits. It is self-contained.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Field programmable gate arrays.</subfield><subfield code="0">http://id.loc.gov/authorities/subjects/sh93009062</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Programmable logic devices.</subfield><subfield code="0">http://id.loc.gov/authorities/subjects/sh87004285</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Réseaux logiques programmables par l'utilisateur.</subfield></datafield><datafield tag="650" ind1=" " ind2="6"><subfield code="a">Dispositifs logiques programmables.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING</subfield><subfield code="x">Electronics</subfield><subfield code="x">Circuits</subfield><subfield code="x">VLSI & ULSI.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING</subfield><subfield code="x">Electronics</subfield><subfield code="x">Circuits</subfield><subfield code="x">Logic.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS</subfield><subfield code="x">Logic Design.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Field programmable gate arrays</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Programmable logic devices</subfield><subfield code="2">fast</subfield></datafield><datafield tag="758" ind1=" " ind2=" "><subfield code="i">has work:</subfield><subfield code="a">Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs (Text)</subfield><subfield code="1">https://id.oclc.org/worldcat/entity/E39PCH6Pcg7KHFCbJJFjPKTXMP</subfield><subfield code="4">https://id.oclc.org/worldcat/ontology/hasWork</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Print version:</subfield><subfield code="a">Karris, Steven T.</subfield><subfield code="t">Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs.</subfield><subfield code="b">2nd ed.</subfield><subfield code="d">[Fremont, Calif.?] : Orchard Publications, ©2007</subfield><subfield code="z">9781934404058</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="l">FWS01</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FWS_PDA_EBA</subfield><subfield code="u">https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=189761</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">Books 24x7</subfield><subfield code="b">B247</subfield><subfield code="n">bke00019479</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">ProQuest Ebook Central</subfield><subfield code="b">EBLB</subfield><subfield code="n">EBL284844</subfield></datafield><datafield tag="938" ind1=" " ind2=" "><subfield code="a">EBSCOhost</subfield><subfield code="b">EBSC</subfield><subfield code="n">189761</subfield></datafield><datafield tag="994" ind1=" " ind2=" "><subfield code="a">92</subfield><subfield code="b">GEBAY</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-EBA</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-863</subfield></datafield></record></collection> |
| id | ZDB-4-EBA-ocn128337518 |
| illustrated | Illustrated |
| indexdate | 2024-11-27T13:16:03Z |
| institution | BVB |
| isbn | 9781934404065 1934404063 9781934404058 1934404055 |
| language | English |
| oclc_num | 128337518 |
| open_access_boolean | |
| owner | MAIN DE-863 DE-BY-FWS |
| owner_facet | MAIN DE-863 DE-BY-FWS |
| physical | 1 online resource (1 volume (various pagings)) : illustrations |
| psigel | ZDB-4-EBA |
| publishDate | 2007 |
| publishDateSearch | 2007 |
| publishDateSort | 2007 |
| publisher | Orchard Publications, |
| record_format | marc |
| spelling | Karris, Steven T. http://id.loc.gov/authorities/names/n2003001793 Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / Steven T. Karris. 2nd ed. [Fremont, Calif.?] : Orchard Publications, ©2007. 1 online resource (1 volume (various pagings)) : illustrations text txt rdacontent computer c rdamedia online resource cr rdacarrier data file Includes bibliographical references and index. Print version record. Common number systems and conversions -- Operations in binary, octal, and hexadecimal systems -- Sign magnitude and floating point arithmetic -- Binary codes -- Fundamentals of Boolean algebra -- Minterms and maxterms -- Combinatorial logic circuits -- Sequential logic circuits -- Memory devices -- Advanced arithmetic and logic operations -- Introduction to field programmable devices -- Introduction to MATLAB -- Introduction to Simulink -- Introduction to ABEL hardware description language -- Introduction to VHDL -- Introduction to Verilog -- Introduction to boundary scan architecture. This book is an undergraduate level textbook presenting a thorough discussion of state-of-the-art digital devices and circuits. It is self-contained. Field programmable gate arrays. http://id.loc.gov/authorities/subjects/sh93009062 Programmable logic devices. http://id.loc.gov/authorities/subjects/sh87004285 Réseaux logiques programmables par l'utilisateur. Dispositifs logiques programmables. TECHNOLOGY & ENGINEERING Electronics Circuits VLSI & ULSI. bisacsh TECHNOLOGY & ENGINEERING Electronics Circuits Logic. bisacsh COMPUTERS Logic Design. bisacsh Field programmable gate arrays fast Programmable logic devices fast has work: Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs (Text) https://id.oclc.org/worldcat/entity/E39PCH6Pcg7KHFCbJJFjPKTXMP https://id.oclc.org/worldcat/ontology/hasWork Print version: Karris, Steven T. Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs. 2nd ed. [Fremont, Calif.?] : Orchard Publications, ©2007 9781934404058 FWS01 ZDB-4-EBA FWS_PDA_EBA https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=189761 Volltext |
| spellingShingle | Karris, Steven T. Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / Common number systems and conversions -- Operations in binary, octal, and hexadecimal systems -- Sign magnitude and floating point arithmetic -- Binary codes -- Fundamentals of Boolean algebra -- Minterms and maxterms -- Combinatorial logic circuits -- Sequential logic circuits -- Memory devices -- Advanced arithmetic and logic operations -- Introduction to field programmable devices -- Introduction to MATLAB -- Introduction to Simulink -- Introduction to ABEL hardware description language -- Introduction to VHDL -- Introduction to Verilog -- Introduction to boundary scan architecture. Field programmable gate arrays. http://id.loc.gov/authorities/subjects/sh93009062 Programmable logic devices. http://id.loc.gov/authorities/subjects/sh87004285 Réseaux logiques programmables par l'utilisateur. Dispositifs logiques programmables. TECHNOLOGY & ENGINEERING Electronics Circuits VLSI & ULSI. bisacsh TECHNOLOGY & ENGINEERING Electronics Circuits Logic. bisacsh COMPUTERS Logic Design. bisacsh Field programmable gate arrays fast Programmable logic devices fast |
| subject_GND | http://id.loc.gov/authorities/subjects/sh93009062 http://id.loc.gov/authorities/subjects/sh87004285 |
| title | Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / |
| title_auth | Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / |
| title_exact_search | Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / |
| title_full | Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / Steven T. Karris. |
| title_fullStr | Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / Steven T. Karris. |
| title_full_unstemmed | Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / Steven T. Karris. |
| title_short | Digital circuit analysis and design with Simulink modeling and introduction to CPLDs and FPGAs / |
| title_sort | digital circuit analysis and design with simulink modeling and introduction to cplds and fpgas |
| topic | Field programmable gate arrays. http://id.loc.gov/authorities/subjects/sh93009062 Programmable logic devices. http://id.loc.gov/authorities/subjects/sh87004285 Réseaux logiques programmables par l'utilisateur. Dispositifs logiques programmables. TECHNOLOGY & ENGINEERING Electronics Circuits VLSI & ULSI. bisacsh TECHNOLOGY & ENGINEERING Electronics Circuits Logic. bisacsh COMPUTERS Logic Design. bisacsh Field programmable gate arrays fast Programmable logic devices fast |
| topic_facet | Field programmable gate arrays. Programmable logic devices. Réseaux logiques programmables par l'utilisateur. Dispositifs logiques programmables. TECHNOLOGY & ENGINEERING Electronics Circuits VLSI & ULSI. TECHNOLOGY & ENGINEERING Electronics Circuits Logic. COMPUTERS Logic Design. Field programmable gate arrays Programmable logic devices |
| url | https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=189761 |
| work_keys_str_mv | AT karrisstevent digitalcircuitanalysisanddesignwithsimulinkmodelingandintroductiontocpldsandfpgas |