Formal verification of floating-point hardware design: A mathematical approach
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cham ; Switzerland
Springer
[2022]
|
| Ausgabe: | Second edition |
| Schlagworte: | |
| Beschreibung: | xxviii, 436 Seiten Illustrationen |
| ISBN: | 9783030871802 9783030871819 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV049678011 | ||
| 003 | DE-604 | ||
| 005 | 20240508 | ||
| 007 | t | ||
| 008 | 240507s2022 a||| |||| 00||| eng d | ||
| 020 | |a 9783030871802 |c Print |9 978-3-030-87180-2 | ||
| 020 | |a 9783030871819 |c Online |9 978-3-030-87181-9 | ||
| 035 | |a (OCoLC)1437842252 | ||
| 035 | |a (DE-599)BVBBV049678011 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-83 | ||
| 082 | 0 | |a 004.01513 |2 23 | |
| 084 | |a 68M07 |2 msc/2020 | ||
| 084 | |a 68Q60 |2 msc/2020 | ||
| 084 | |a DAT 000 |2 stub | ||
| 100 | 1 | |a Russinoff, David |0 (DE-588)1286606187 |4 aut | |
| 245 | 1 | 0 | |a Formal verification of floating-point hardware design |b A mathematical approach |c David M. Russinoff |
| 250 | |a Second edition | ||
| 264 | 1 | |a Cham ; Switzerland |b Springer |c [2022] | |
| 264 | 4 | |c © 2022 | |
| 300 | |a xxviii, 436 Seiten |b Illustrationen | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Arithmetic and Logic Structures | |
| 650 | 4 | |a Hardware Performance and Reliability | |
| 650 | 4 | |a Processor Architectures | |
| 650 | 4 | |a Electronics Design and Verification | |
| 650 | 4 | |a Computer Hardware | |
| 650 | 4 | |a Computer arithmetic and logic units | |
| 650 | 4 | |a Computers | |
| 650 | 4 | |a Microprocessors | |
| 650 | 4 | |a Computer architecture | |
| 650 | 4 | |a Electronic circuit design | |
| 776 | 0 | 8 | |i Erscheint auch als |n Online-Ausgabe |z 978-3-030-87181-9 |
Datensatz im Suchindex
| _version_ | 1805082307011280896 |
|---|---|
| adam_text | |
| any_adam_object | |
| author | Russinoff, David |
| author_GND | (DE-588)1286606187 |
| author_facet | Russinoff, David |
| author_role | aut |
| author_sort | Russinoff, David |
| author_variant | d r dr |
| building | Verbundindex |
| bvnumber | BV049678011 |
| classification_tum | DAT 000 |
| ctrlnum | (OCoLC)1437842252 (DE-599)BVBBV049678011 |
| dewey-full | 004.01513 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 004 - Computer science |
| dewey-raw | 004.01513 |
| dewey-search | 004.01513 |
| dewey-sort | 14.01513 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| edition | Second edition |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV049678011</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20240508</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">240507s2022 a||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783030871802</subfield><subfield code="c">Print</subfield><subfield code="9">978-3-030-87180-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783030871819</subfield><subfield code="c">Online</subfield><subfield code="9">978-3-030-87181-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1437842252</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV049678011</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.01513</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">68M07</subfield><subfield code="2">msc/2020</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">68Q60</subfield><subfield code="2">msc/2020</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 000</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Russinoff, David</subfield><subfield code="0">(DE-588)1286606187</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Formal verification of floating-point hardware design</subfield><subfield code="b">A mathematical approach</subfield><subfield code="c">David M. Russinoff</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Second edition</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cham ; Switzerland</subfield><subfield code="b">Springer</subfield><subfield code="c">[2022]</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">© 2022</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xxviii, 436 Seiten</subfield><subfield code="b">Illustrationen</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Arithmetic and Logic Structures</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Hardware Performance and Reliability</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Processor Architectures</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics Design and Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer Hardware</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer arithmetic and logic units</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computers</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microprocessors</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuit design</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Online-Ausgabe</subfield><subfield code="z">978-3-030-87181-9</subfield></datafield></record></collection> |
| id | DE-604.BV049678011 |
| illustrated | Illustrated |
| indexdate | 2024-07-20T07:30:34Z |
| institution | BVB |
| isbn | 9783030871802 9783030871819 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-035020857 |
| oclc_num | 1437842252 |
| open_access_boolean | |
| owner | DE-83 |
| owner_facet | DE-83 |
| physical | xxviii, 436 Seiten Illustrationen |
| publishDate | 2022 |
| publishDateSearch | 2022 |
| publishDateSort | 2022 |
| publisher | Springer |
| record_format | marc |
| spelling | Russinoff, David (DE-588)1286606187 aut Formal verification of floating-point hardware design A mathematical approach David M. Russinoff Second edition Cham ; Switzerland Springer [2022] © 2022 xxviii, 436 Seiten Illustrationen txt rdacontent n rdamedia nc rdacarrier Arithmetic and Logic Structures Hardware Performance and Reliability Processor Architectures Electronics Design and Verification Computer Hardware Computer arithmetic and logic units Computers Microprocessors Computer architecture Electronic circuit design Erscheint auch als Online-Ausgabe 978-3-030-87181-9 |
| spellingShingle | Russinoff, David Formal verification of floating-point hardware design A mathematical approach Arithmetic and Logic Structures Hardware Performance and Reliability Processor Architectures Electronics Design and Verification Computer Hardware Computer arithmetic and logic units Computers Microprocessors Computer architecture Electronic circuit design |
| title | Formal verification of floating-point hardware design A mathematical approach |
| title_auth | Formal verification of floating-point hardware design A mathematical approach |
| title_exact_search | Formal verification of floating-point hardware design A mathematical approach |
| title_full | Formal verification of floating-point hardware design A mathematical approach David M. Russinoff |
| title_fullStr | Formal verification of floating-point hardware design A mathematical approach David M. Russinoff |
| title_full_unstemmed | Formal verification of floating-point hardware design A mathematical approach David M. Russinoff |
| title_short | Formal verification of floating-point hardware design |
| title_sort | formal verification of floating point hardware design a mathematical approach |
| title_sub | A mathematical approach |
| topic | Arithmetic and Logic Structures Hardware Performance and Reliability Processor Architectures Electronics Design and Verification Computer Hardware Computer arithmetic and logic units Computers Microprocessors Computer architecture Electronic circuit design |
| topic_facet | Arithmetic and Logic Structures Hardware Performance and Reliability Processor Architectures Electronics Design and Verification Computer Hardware Computer arithmetic and logic units Computers Microprocessors Computer architecture Electronic circuit design |
| work_keys_str_mv | AT russinoffdavid formalverificationoffloatingpointhardwaredesignamathematicalapproach |