High-level synthesis with pin constraints for multiple-chip designs:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Abschlussarbeit Buch |
| Sprache: | English |
| Schriftenreihe: | University of Southern California / Computer Engineering Division: CENG tech report
92,22 |
| Schlagworte: | |
| Beschreibung: | xi, 138 Seiten Illustrationen, Diagramme 29 cm |
Internformat
MARC
| LEADER | 00000ntm a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV049627034 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 006 | a m||| 00||| | ||
| 007 | t | ||
| 008 | 240325s1992 a||| m||| 00||| eng d | ||
| 035 | |a (DE-599)BVBBV049627034 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-739 | ||
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 100 | 1 | |a Hung, Yung-Hua |d ca. 20./21. Jh. |e Verfasser |0 (DE-588)1324362367 |4 aut | |
| 245 | 1 | 0 | |a High-level synthesis with pin constraints for multiple-chip designs |c by Yung-Hua Hung |
| 264 | 0 | |a Los Angeles, Calif. |b University of Southern California, Deparment of Electrical Engineering Systems |c ©1992 | |
| 300 | |a xi, 138 Seiten |b Illustrationen, Diagramme |c 29 cm | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a University of Southern California / Computer Engineering Division: CENG tech report |v 92,22 | |
| 502 | |b Dissertation |c University of Southern California / Graduate School |d 1992 | ||
| 650 | 0 | 7 | |a Schaltkreistechnik |0 (DE-588)4206945-2 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a Schaltkreistechnik |0 (DE-588)4206945-2 |D s |
| 689 | 0 | |5 DE-604 | |
| 810 | 2 | |a Computer Engineering Division: CENG tech report |t University of Southern California |v 92,22 |w (DE-604)BV006188799 |9 92,22 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-034970936 | ||
Datensatz im Suchindex
| _version_ | 1804186525763633152 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Hung, Yung-Hua ca. 20./21. Jh |
| author_GND | (DE-588)1324362367 |
| author_facet | Hung, Yung-Hua ca. 20./21. Jh |
| author_role | aut |
| author_sort | Hung, Yung-Hua ca. 20./21. Jh |
| author_variant | y h h yhh |
| building | Verbundindex |
| bvnumber | BV049627034 |
| classification_rvk | ST 190 |
| ctrlnum | (DE-599)BVBBV049627034 |
| discipline | Informatik |
| discipline_str_mv | Informatik |
| format | Thesis Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01418ntm a2200337 cb4500</leader><controlfield tag="001">BV049627034</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="006">a m||| 00||| </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">240325s1992 a||| m||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV049627034</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-739</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Hung, Yung-Hua</subfield><subfield code="d">ca. 20./21. Jh.</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1324362367</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">High-level synthesis with pin constraints for multiple-chip designs</subfield><subfield code="c">by Yung-Hua Hung</subfield></datafield><datafield tag="264" ind1=" " ind2="0"><subfield code="a">Los Angeles, Calif.</subfield><subfield code="b">University of Southern California, Deparment of Electrical Engineering Systems</subfield><subfield code="c">©1992</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xi, 138 Seiten</subfield><subfield code="b">Illustrationen, Diagramme</subfield><subfield code="c">29 cm</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">University of Southern California / Computer Engineering Division: CENG tech report</subfield><subfield code="v">92,22</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="b">Dissertation</subfield><subfield code="c">University of Southern California / Graduate School</subfield><subfield code="d">1992</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltkreistechnik</subfield><subfield code="0">(DE-588)4206945-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Schaltkreistechnik</subfield><subfield code="0">(DE-588)4206945-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="810" ind1="2" ind2=" "><subfield code="a">Computer Engineering Division: CENG tech report</subfield><subfield code="t">University of Southern California</subfield><subfield code="v">92,22</subfield><subfield code="w">(DE-604)BV006188799</subfield><subfield code="9">92,22</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-034970936</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV049627034 |
| illustrated | Not Illustrated |
| index_date | 2024-07-03T23:37:53Z |
| indexdate | 2024-07-10T10:12:31Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-034970936 |
| open_access_boolean | |
| owner | DE-739 |
| owner_facet | DE-739 |
| physical | xi, 138 Seiten Illustrationen, Diagramme 29 cm |
| publishDateSearch | 1992 |
| publishDateSort | 1992 |
| record_format | marc |
| series2 | University of Southern California / Computer Engineering Division: CENG tech report |
| spelling | Hung, Yung-Hua ca. 20./21. Jh. Verfasser (DE-588)1324362367 aut High-level synthesis with pin constraints for multiple-chip designs by Yung-Hua Hung Los Angeles, Calif. University of Southern California, Deparment of Electrical Engineering Systems ©1992 xi, 138 Seiten Illustrationen, Diagramme 29 cm txt rdacontent n rdamedia nc rdacarrier University of Southern California / Computer Engineering Division: CENG tech report 92,22 Dissertation University of Southern California / Graduate School 1992 Schaltkreistechnik (DE-588)4206945-2 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Schaltkreistechnik (DE-588)4206945-2 s DE-604 Computer Engineering Division: CENG tech report University of Southern California 92,22 (DE-604)BV006188799 92,22 |
| spellingShingle | Hung, Yung-Hua ca. 20./21. Jh High-level synthesis with pin constraints for multiple-chip designs Schaltkreistechnik (DE-588)4206945-2 gnd |
| subject_GND | (DE-588)4206945-2 (DE-588)4113937-9 |
| title | High-level synthesis with pin constraints for multiple-chip designs |
| title_auth | High-level synthesis with pin constraints for multiple-chip designs |
| title_exact_search | High-level synthesis with pin constraints for multiple-chip designs |
| title_exact_search_txtP | High-level synthesis with pin constraints for multiple-chip designs |
| title_full | High-level synthesis with pin constraints for multiple-chip designs by Yung-Hua Hung |
| title_fullStr | High-level synthesis with pin constraints for multiple-chip designs by Yung-Hua Hung |
| title_full_unstemmed | High-level synthesis with pin constraints for multiple-chip designs by Yung-Hua Hung |
| title_short | High-level synthesis with pin constraints for multiple-chip designs |
| title_sort | high level synthesis with pin constraints for multiple chip designs |
| topic | Schaltkreistechnik (DE-588)4206945-2 gnd |
| topic_facet | Schaltkreistechnik Hochschulschrift |
| volume_link | (DE-604)BV006188799 |
| work_keys_str_mv | AT hungyunghua highlevelsynthesiswithpinconstraintsformultiplechipdesigns |