Design for Embedded Image Processing on FPGAs:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Newark
John Wiley & Sons, Incorporated
2024
|
Ausgabe: | Second Edition |
Schlagworte: | |
Beschreibung: | Description based on publisher supplied metadata and other sources |
Beschreibung: | 1 Online-Ressource (xviii, 474 Seiten) |
ISBN: | 9781119819820 |
Internformat
MARC
LEADER | 00000nmm a22000001c 4500 | ||
---|---|---|---|
001 | BV049411085 | ||
003 | DE-604 | ||
005 | 20240124 | ||
007 | cr|uuu---uuuuu | ||
008 | 231114s2024 |||| o||u| ||||||eng d | ||
020 | |a 9781119819820 |9 978-1-119-81982-0 | ||
035 | |a (OCoLC)1422435145 | ||
035 | |a (DE-599)KEP096184434 | ||
040 | |a DE-604 |b ger |e rda | ||
041 | 0 | |a eng | |
049 | |a DE-83 | ||
084 | |a ST 330 |0 (DE-625)143663: |2 rvk | ||
084 | |a ZN 4940 |0 (DE-625)157423: |2 rvk | ||
084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
100 | 1 | |a Bailey, Donald G. |d 1962- |e Verfasser |0 (DE-588)1027122302 |4 aut | |
245 | 1 | 0 | |a Design for Embedded Image Processing on FPGAs |
250 | |a Second Edition | ||
264 | 1 | |a Newark |b John Wiley & Sons, Incorporated |c 2024 | |
300 | |a 1 Online-Ressource (xviii, 474 Seiten) | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
500 | |a Description based on publisher supplied metadata and other sources | ||
650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Eingebettetes System |0 (DE-588)4396978-1 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
689 | 0 | 1 | |a Eingebettetes System |0 (DE-588)4396978-1 |D s |
689 | 0 | |5 DE-604 | |
912 | |a ZDB-35-WIC | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-034738142 |
Datensatz im Suchindex
_version_ | 1804186138188972032 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
author | Bailey, Donald G. 1962- |
author_GND | (DE-588)1027122302 |
author_facet | Bailey, Donald G. 1962- |
author_role | aut |
author_sort | Bailey, Donald G. 1962- |
author_variant | d g b dg dgb |
building | Verbundindex |
bvnumber | BV049411085 |
classification_rvk | ST 330 ZN 4940 ZN 4950 |
collection | ZDB-35-WIC |
ctrlnum | (OCoLC)1422435145 (DE-599)KEP096184434 |
discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
discipline_str_mv | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
edition | Second Edition |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01352nmm a22003851c 4500</leader><controlfield tag="001">BV049411085</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20240124 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">231114s2024 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781119819820</subfield><subfield code="9">978-1-119-81982-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1422435145</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)KEP096184434</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 330</subfield><subfield code="0">(DE-625)143663:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4940</subfield><subfield code="0">(DE-625)157423:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bailey, Donald G.</subfield><subfield code="d">1962-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1027122302</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design for Embedded Image Processing on FPGAs</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Second Edition</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Newark</subfield><subfield code="b">John Wiley & Sons, Incorporated</subfield><subfield code="c">2024</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xviii, 474 Seiten)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Description based on publisher supplied metadata and other sources</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-35-WIC</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-034738142</subfield></datafield></record></collection> |
id | DE-604.BV049411085 |
illustrated | Not Illustrated |
index_date | 2024-07-03T23:05:57Z |
indexdate | 2024-07-10T10:06:21Z |
institution | BVB |
isbn | 9781119819820 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-034738142 |
oclc_num | 1422435145 |
open_access_boolean | |
owner | DE-83 |
owner_facet | DE-83 |
physical | 1 Online-Ressource (xviii, 474 Seiten) |
psigel | ZDB-35-WIC |
publishDate | 2024 |
publishDateSearch | 2024 |
publishDateSort | 2024 |
publisher | John Wiley & Sons, Incorporated |
record_format | marc |
spelling | Bailey, Donald G. 1962- Verfasser (DE-588)1027122302 aut Design for Embedded Image Processing on FPGAs Second Edition Newark John Wiley & Sons, Incorporated 2024 1 Online-Ressource (xviii, 474 Seiten) txt rdacontent c rdamedia cr rdacarrier Description based on publisher supplied metadata and other sources Field programmable gate array (DE-588)4347749-5 gnd rswk-swf Eingebettetes System (DE-588)4396978-1 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 s Eingebettetes System (DE-588)4396978-1 s DE-604 |
spellingShingle | Bailey, Donald G. 1962- Design for Embedded Image Processing on FPGAs Field programmable gate array (DE-588)4347749-5 gnd Eingebettetes System (DE-588)4396978-1 gnd |
subject_GND | (DE-588)4347749-5 (DE-588)4396978-1 |
title | Design for Embedded Image Processing on FPGAs |
title_auth | Design for Embedded Image Processing on FPGAs |
title_exact_search | Design for Embedded Image Processing on FPGAs |
title_exact_search_txtP | Design for Embedded Image Processing on FPGAs |
title_full | Design for Embedded Image Processing on FPGAs |
title_fullStr | Design for Embedded Image Processing on FPGAs |
title_full_unstemmed | Design for Embedded Image Processing on FPGAs |
title_short | Design for Embedded Image Processing on FPGAs |
title_sort | design for embedded image processing on fpgas |
topic | Field programmable gate array (DE-588)4347749-5 gnd Eingebettetes System (DE-588)4396978-1 gnd |
topic_facet | Field programmable gate array Eingebettetes System |
work_keys_str_mv | AT baileydonaldg designforembeddedimageprocessingonfpgas |