Digital VLSI design and simulation with Verilog:
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Newark
John Wiley & Sons, Incorporated
2021
|
| Schlagworte: | |
| Beschreibung: | Description based on publisher supplied metadata and other sources |
| Beschreibung: | 1 Online-Ressource (222 Seiten) |
| ISBN: | 9781119778097 9781119778066 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV048221462 | ||
| 003 | DE-604 | ||
| 005 | 20221027 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 220516s2021 |||| o||u| ||||||eng d | ||
| 020 | |a 9781119778097 |9 978-1-119-77809-7 | ||
| 020 | |a 9781119778066 |9 978-1-119-77806-6 | ||
| 035 | |a (ZDB-30-PQE)EBC6825352 | ||
| 035 | |a (ZDB-30-PAD)EBC6825352 | ||
| 035 | |a (ZDB-89-EBL)EBL6825352 | ||
| 035 | |a (OCoLC)1289368913 | ||
| 035 | |a (DE-599)BVBBV048221462 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-83 | ||
| 084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
| 100 | 1 | |a Lata Tripathi, Suman |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Digital VLSI design and simulation with Verilog |
| 264 | 1 | |a Newark |b John Wiley & Sons, Incorporated |c 2021 | |
| 264 | 4 | |c ©2022 | |
| 300 | |a 1 Online-Ressource (222 Seiten) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Description based on publisher supplied metadata and other sources | ||
| 650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Saxena, Sobhit |e Verfasser |4 aut | |
| 700 | 1 | |a Sinha, Sanjeet K. |e Verfasser |4 aut | |
| 700 | 1 | |a Patel, Govind S. |e Verfasser |4 aut | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 978-1-119-77804-2 |
| 912 | |a ZDB-35-WIC |a ZDB-30-PQE | ||
| 940 | 1 | |q TUM_PDA_PQE | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-033602199 | ||
Datensatz im Suchindex
| _version_ | 1804184002306768896 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Lata Tripathi, Suman Saxena, Sobhit Sinha, Sanjeet K. Patel, Govind S. |
| author_facet | Lata Tripathi, Suman Saxena, Sobhit Sinha, Sanjeet K. Patel, Govind S. |
| author_role | aut aut aut aut |
| author_sort | Lata Tripathi, Suman |
| author_variant | t s l ts tsl s s ss s k s sk sks g s p gs gsp |
| building | Verbundindex |
| bvnumber | BV048221462 |
| classification_rvk | ZN 4950 |
| collection | ZDB-35-WIC ZDB-30-PQE |
| ctrlnum | (ZDB-30-PQE)EBC6825352 (ZDB-30-PAD)EBC6825352 (ZDB-89-EBL)EBL6825352 (OCoLC)1289368913 (DE-599)BVBBV048221462 |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01571nmm a2200469zc 4500</leader><controlfield tag="001">BV048221462</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20221027 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">220516s2021 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781119778097</subfield><subfield code="9">978-1-119-77809-7</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781119778066</subfield><subfield code="9">978-1-119-77806-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-30-PQE)EBC6825352</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-30-PAD)EBC6825352</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-89-EBL)EBL6825352</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1289368913</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV048221462</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Lata Tripathi, Suman</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Digital VLSI design and simulation with Verilog</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Newark</subfield><subfield code="b">John Wiley & Sons, Incorporated</subfield><subfield code="c">2021</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">©2022</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (222 Seiten)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Description based on publisher supplied metadata and other sources</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Saxena, Sobhit</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sinha, Sanjeet K.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Patel, Govind S.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">978-1-119-77804-2</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-35-WIC</subfield><subfield code="a">ZDB-30-PQE</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">TUM_PDA_PQE</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-033602199</subfield></datafield></record></collection> |
| id | DE-604.BV048221462 |
| illustrated | Not Illustrated |
| index_date | 2024-07-03T19:50:32Z |
| indexdate | 2024-07-10T09:32:25Z |
| institution | BVB |
| isbn | 9781119778097 9781119778066 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-033602199 |
| oclc_num | 1289368913 |
| open_access_boolean | |
| owner | DE-83 |
| owner_facet | DE-83 |
| physical | 1 Online-Ressource (222 Seiten) |
| psigel | ZDB-35-WIC ZDB-30-PQE TUM_PDA_PQE |
| publishDate | 2021 |
| publishDateSearch | 2021 |
| publishDateSort | 2021 |
| publisher | John Wiley & Sons, Incorporated |
| record_format | marc |
| spelling | Lata Tripathi, Suman Verfasser aut Digital VLSI design and simulation with Verilog Newark John Wiley & Sons, Incorporated 2021 ©2022 1 Online-Ressource (222 Seiten) txt rdacontent c rdamedia cr rdacarrier Description based on publisher supplied metadata and other sources VERILOG (DE-588)4268385-3 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf VLSI (DE-588)4117388-0 s VERILOG (DE-588)4268385-3 s DE-604 Saxena, Sobhit Verfasser aut Sinha, Sanjeet K. Verfasser aut Patel, Govind S. Verfasser aut Erscheint auch als Druck-Ausgabe 978-1-119-77804-2 |
| spellingShingle | Lata Tripathi, Suman Saxena, Sobhit Sinha, Sanjeet K. Patel, Govind S. Digital VLSI design and simulation with Verilog VERILOG (DE-588)4268385-3 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4268385-3 (DE-588)4117388-0 |
| title | Digital VLSI design and simulation with Verilog |
| title_auth | Digital VLSI design and simulation with Verilog |
| title_exact_search | Digital VLSI design and simulation with Verilog |
| title_exact_search_txtP | Digital VLSI design and simulation with Verilog |
| title_full | Digital VLSI design and simulation with Verilog |
| title_fullStr | Digital VLSI design and simulation with Verilog |
| title_full_unstemmed | Digital VLSI design and simulation with Verilog |
| title_short | Digital VLSI design and simulation with Verilog |
| title_sort | digital vlsi design and simulation with verilog |
| topic | VERILOG (DE-588)4268385-3 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | VERILOG VLSI |
| work_keys_str_mv | AT latatripathisuman digitalvlsidesignandsimulationwithverilog AT saxenasobhit digitalvlsidesignandsimulationwithverilog AT sinhasanjeetk digitalvlsidesignandsimulationwithverilog AT patelgovinds digitalvlsidesignandsimulationwithverilog |