Dual port SRAM - writing bit cell during word line collision:

Course content reaffirmed: 06/2015--The interaction in the array between the two ports can have some adverse effects that must be evaluated when designing a Dual Port SRAM, especially when one of the ports is doing a write. This tutorial takes a close look at a Word Line collision" that occurs...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Sheppard, Doug (VerfasserIn)
Format: Elektronisch Video
Sprache:English
Veröffentlicht: United States IEEE 2011
Schlagworte:
Online-Zugang:FHN01
TUM01
Zusammenfassung:Course content reaffirmed: 06/2015--The interaction in the array between the two ports can have some adverse effects that must be evaluated when designing a Dual Port SRAM, especially when one of the ports is doing a write. This tutorial takes a close look at a Word Line collision" that occurs when one port is writing while the other port is reading the same row. SPICE simulation waveforms will be evaluated showing the interaction that can occur through the bit cell and affect what happens on the bit lines between the two ports. The situation where both ports access the same bit cell while one port is reading and the other port is writing is also evaluated.
Beschreibung:Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 17, 2020)
Beschreibung:1 Online-Resource (1 Videodatei, 60 Minuten) color illustrations

Es ist kein Print-Exemplar vorhanden.

Fernleihe Bestellen Achtung: Nicht im THWS-Bestand!