Dual port SRAM - data out buffer:

Course content reaffirmed: 06/2015--There are several important features required for how the data output is controlled and how it drives the data out pin that the customer connects to. This Dual Port tutorial describes the design of the Data Output Buffer and how it is used to latch the data out an...

Full description

Saved in:
Bibliographic Details
Main Author: Sheppard, Doug (Author)
Format: Electronic Video
Language:English
Published: United States IEEE 2011
Subjects:
Online Access:FHN01
TUM01
Summary:Course content reaffirmed: 06/2015--There are several important features required for how the data output is controlled and how it drives the data out pin that the customer connects to. This Dual Port tutorial describes the design of the Data Output Buffer and how it is used to latch the data out and hold it valid even into the next cycle. Special pre-charge functions are designed into the buffer to allow for easy ripple thru of data to the output once the sense amp asserts but still will latch and hold the data after it goes back into pre-charge. The design of other features such as the use of OEZ to control when the output is in high Z is discussed. Schematics and waveforms from SPICE simulations will be presented, and the complete read path from when the word line asserts to the output of data at the pin will be evaluated
Item Description:Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 13, 2020)
Physical Description:1 Online-Resource (1 Videodatei, 60 Minuten) color illustrations

There is no print copy available.

Interlibrary loan Place Request Caution: Not in THWS collection!