Dual port SRAM - bit line transition and read select with 1 of 2 dec:
Course content reaffirmed: 06/2015--This tutorial follows the read path from the word line to the input of the sense amp which includes the initial column decode that selects the appropriate bit line. Particular attention will be paid to the large capacitive load that the memory cells have on the bi...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch Video |
Sprache: | English |
Veröffentlicht: |
United States
IEEE
2009
|
Schlagworte: | |
Online-Zugang: | FHN01 TUM01 |
Zusammenfassung: | Course content reaffirmed: 06/2015--This tutorial follows the read path from the word line to the input of the sense amp which includes the initial column decode that selects the appropriate bit line. Particular attention will be paid to the large capacitive load that the memory cells have on the bit lines, and waveforms from simulations will be shown that indicate how slow their transition is. The initial conditions for both the bit lines and the input to the sense amp is also discussed. The circuitry for the pre-charging of the bit lines and the sense amp will be reviewed along with read select circuitry |
Beschreibung: | Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 12, 2020) |
Beschreibung: | 1 Online-Resource (1 Videodatei, 60 Minuten) |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV047477159 | ||
003 | DE-604 | ||
005 | 20220216 | ||
007 | cr|uuu---uuuuu | ||
008 | 210921s2009 |||| o||u| ||||||eng d | ||
020 | |z 978161284522 |9 978161284522 | ||
035 | |a (ZDB-37-ICG)EDP236 | ||
035 | |a (OCoLC)1269395900 | ||
035 | |a (DE-599)BVBBV047477159 | ||
040 | |a DE-604 |b ger |e rda | ||
041 | 0 | |a eng | |
049 | |a DE-91 |a DE-92 | ||
082 | 0 | |a 621.38195833 |2 23 | |
100 | 1 | |a Sheppard, Doug |e Verfasser |4 aut | |
245 | 1 | 0 | |a Dual port SRAM - bit line transition and read select with 1 of 2 dec |c Doug Sheppard |
246 | 1 | 3 | |a Dual port static random-access memory - bit line transition and read select with 1 of 2 dec |
264 | 1 | |a United States |b IEEE |c 2009 | |
300 | |a 1 Online-Resource (1 Videodatei, 60 Minuten) | ||
336 | |b tdi |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
500 | |a Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 12, 2020) | ||
520 | |a Course content reaffirmed: 06/2015--This tutorial follows the read path from the word line to the input of the sense amp which includes the initial column decode that selects the appropriate bit line. Particular attention will be paid to the large capacitive load that the memory cells have on the bit lines, and waveforms from simulations will be shown that indicate how slow their transition is. The initial conditions for both the bit lines and the input to the sense amp is also discussed. The circuitry for the pre-charging of the bit lines and the sense amp will be reviewed along with read select circuitry | ||
650 | 4 | |a Random access memory | |
655 | 7 | |0 (DE-588)4017102-4 |a Film |2 gnd-content | |
912 | |a ZDB-37-ICG | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-032878720 | ||
966 | e | |u https://ieeexplore.ieee.org/courses/details/EDP236 |l FHN01 |p ZDB-37-ICG |x Verlag |3 Volltext | |
966 | e | |u https://ieeexplore.ieee.org/courses/details/EDP236 |l TUM01 |p ZDB-37-ICG |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804182793148694528 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
author | Sheppard, Doug |
author_facet | Sheppard, Doug |
author_role | aut |
author_sort | Sheppard, Doug |
author_variant | d s ds |
building | Verbundindex |
bvnumber | BV047477159 |
collection | ZDB-37-ICG |
ctrlnum | (ZDB-37-ICG)EDP236 (OCoLC)1269395900 (DE-599)BVBBV047477159 |
dewey-full | 621.38195833 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.38195833 |
dewey-search | 621.38195833 |
dewey-sort | 3621.38195833 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Electronic Video |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02035nmm a2200373zc 4500</leader><controlfield tag="001">BV047477159</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20220216 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">210921s2009 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">978161284522</subfield><subfield code="9">978161284522</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-37-ICG)EDP236</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1269395900</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV047477159</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-92</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.38195833</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Sheppard, Doug</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Dual port SRAM - bit line transition and read select with 1 of 2 dec</subfield><subfield code="c">Doug Sheppard</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">Dual port static random-access memory - bit line transition and read select with 1 of 2 dec</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">United States</subfield><subfield code="b">IEEE</subfield><subfield code="c">2009</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Resource (1 Videodatei, 60 Minuten)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">tdi</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 12, 2020)</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Course content reaffirmed: 06/2015--This tutorial follows the read path from the word line to the input of the sense amp which includes the initial column decode that selects the appropriate bit line. Particular attention will be paid to the large capacitive load that the memory cells have on the bit lines, and waveforms from simulations will be shown that indicate how slow their transition is. The initial conditions for both the bit lines and the input to the sense amp is also discussed. The circuitry for the pre-charging of the bit lines and the sense amp will be reviewed along with read select circuitry</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Random access memory</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4017102-4</subfield><subfield code="a">Film</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-37-ICG</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-032878720</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://ieeexplore.ieee.org/courses/details/EDP236</subfield><subfield code="l">FHN01</subfield><subfield code="p">ZDB-37-ICG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://ieeexplore.ieee.org/courses/details/EDP236</subfield><subfield code="l">TUM01</subfield><subfield code="p">ZDB-37-ICG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
genre | (DE-588)4017102-4 Film gnd-content |
genre_facet | Film |
id | DE-604.BV047477159 |
illustrated | Not Illustrated |
index_date | 2024-07-03T18:11:31Z |
indexdate | 2024-07-10T09:13:11Z |
institution | BVB |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-032878720 |
oclc_num | 1269395900 |
open_access_boolean | |
owner | DE-91 DE-BY-TUM DE-92 |
owner_facet | DE-91 DE-BY-TUM DE-92 |
physical | 1 Online-Resource (1 Videodatei, 60 Minuten) |
psigel | ZDB-37-ICG |
publishDate | 2009 |
publishDateSearch | 2009 |
publishDateSort | 2009 |
publisher | IEEE |
record_format | marc |
spelling | Sheppard, Doug Verfasser aut Dual port SRAM - bit line transition and read select with 1 of 2 dec Doug Sheppard Dual port static random-access memory - bit line transition and read select with 1 of 2 dec United States IEEE 2009 1 Online-Resource (1 Videodatei, 60 Minuten) tdi rdacontent c rdamedia cr rdacarrier Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 12, 2020) Course content reaffirmed: 06/2015--This tutorial follows the read path from the word line to the input of the sense amp which includes the initial column decode that selects the appropriate bit line. Particular attention will be paid to the large capacitive load that the memory cells have on the bit lines, and waveforms from simulations will be shown that indicate how slow their transition is. The initial conditions for both the bit lines and the input to the sense amp is also discussed. The circuitry for the pre-charging of the bit lines and the sense amp will be reviewed along with read select circuitry Random access memory (DE-588)4017102-4 Film gnd-content |
spellingShingle | Sheppard, Doug Dual port SRAM - bit line transition and read select with 1 of 2 dec Random access memory |
subject_GND | (DE-588)4017102-4 |
title | Dual port SRAM - bit line transition and read select with 1 of 2 dec |
title_alt | Dual port static random-access memory - bit line transition and read select with 1 of 2 dec |
title_auth | Dual port SRAM - bit line transition and read select with 1 of 2 dec |
title_exact_search | Dual port SRAM - bit line transition and read select with 1 of 2 dec |
title_exact_search_txtP | Dual port SRAM - bit line transition and read select with 1 of 2 dec |
title_full | Dual port SRAM - bit line transition and read select with 1 of 2 dec Doug Sheppard |
title_fullStr | Dual port SRAM - bit line transition and read select with 1 of 2 dec Doug Sheppard |
title_full_unstemmed | Dual port SRAM - bit line transition and read select with 1 of 2 dec Doug Sheppard |
title_short | Dual port SRAM - bit line transition and read select with 1 of 2 dec |
title_sort | dual port sram bit line transition and read select with 1 of 2 dec |
topic | Random access memory |
topic_facet | Random access memory Film |
work_keys_str_mv | AT shepparddoug dualportsrambitlinetransitionandreadselectwith1of2dec AT shepparddoug dualportstaticrandomaccessmemorybitlinetransitionandreadselectwith1of2dec |