SRAM design - sensing and write control:
Course content reaffirmed: 06/2015--This tutorial completes the design of the control circuits and focuses on controlling the Sense Amp and enabling the write data. An additional requirement for decoding which columns are written to and read from will be achieved through column decode circuitry that...
Saved in:
| Main Author: | |
|---|---|
| Format: | Electronic Video |
| Language: | English |
| Published: |
United States
IEEE
2010
|
| Subjects: | |
| Online Access: | FHN01 TUM01 |
| Summary: | Course content reaffirmed: 06/2015--This tutorial completes the design of the control circuits and focuses on controlling the Sense Amp and enabling the write data. An additional requirement for decoding which columns are written to and read from will be achieved through column decode circuitry that determines which SACL(3:0) and WCRWT(3:0) will be selected. One of the key features of the design will focus on Bit Line Ref (BLRF) which indicates when acceptable differential has been created at the input to the Sense Amp. This indicator is designed to tract the actual memory cell's driving of the bit lines in a way that can adjust the timing of SACL based on variations in process, conditions and changes in the drive strength of the accessed memory cell |
| Item Description: | Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 13, 2020) |
| Physical Description: | 1 Online-Resource (1 Videodatei, 60 Minuten) color illustrations |
| ISBN: | 9781424461943 |
Staff View
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV047477114 | ||
| 003 | DE-604 | ||
| 005 | 20220218 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 210921s2010 |||| o||u| ||||||eng d | ||
| 020 | |a 9781424461943 |9 978-1-4244-6194-3 | ||
| 035 | |a (ZDB-37-ICG)EDP176 | ||
| 035 | |a (OCoLC)1269395693 | ||
| 035 | |a (DE-599)BVBBV047477114 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-92 | ||
| 082 | 0 | |a 621.38173 |2 23 | |
| 100 | 1 | |a Sheppard, Doug |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a SRAM design - sensing and write control |c Doug Sheppard |
| 246 | 1 | 3 | |a Static random-access memory design - sensing and write control |
| 264 | 1 | |a United States |b IEEE |c 2010 | |
| 300 | |a 1 Online-Resource (1 Videodatei, 60 Minuten) |b color illustrations | ||
| 336 | |b tdi |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 13, 2020) | ||
| 520 | |a Course content reaffirmed: 06/2015--This tutorial completes the design of the control circuits and focuses on controlling the Sense Amp and enabling the write data. An additional requirement for decoding which columns are written to and read from will be achieved through column decode circuitry that determines which SACL(3:0) and WCRWT(3:0) will be selected. One of the key features of the design will focus on Bit Line Ref (BLRF) which indicates when acceptable differential has been created at the input to the Sense Amp. This indicator is designed to tract the actual memory cell's driving of the bit lines in a way that can adjust the timing of SACL based on variations in process, conditions and changes in the drive strength of the accessed memory cell | ||
| 650 | 4 | |a Integrated circuits | |
| 650 | 4 | |a Random access memory | |
| 650 | 4 | |a Data processing | |
| 650 | 4 | |a Signal processing | |
| 655 | 7 | |0 (DE-588)4017102-4 |a Film |2 gnd-content | |
| 912 | |a ZDB-37-ICG | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-032878675 | ||
| 966 | e | |u https://ieeexplore.ieee.org/courses/details/EDP176 |l FHN01 |p ZDB-37-ICG |x Verlag |3 Volltext | |
| 966 | e | |u https://ieeexplore.ieee.org/courses/details/EDP176 |l TUM01 |p ZDB-37-ICG |x Verlag |3 Volltext | |
Record in the Search Index
| _version_ | 1804182793077391360 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Sheppard, Doug |
| author_facet | Sheppard, Doug |
| author_role | aut |
| author_sort | Sheppard, Doug |
| author_variant | d s ds |
| building | Verbundindex |
| bvnumber | BV047477114 |
| collection | ZDB-37-ICG |
| ctrlnum | (ZDB-37-ICG)EDP176 (OCoLC)1269395693 (DE-599)BVBBV047477114 |
| dewey-full | 621.38173 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.38173 |
| dewey-search | 621.38173 |
| dewey-sort | 3621.38173 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic Video |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02250nmm a2200409zc 4500</leader><controlfield tag="001">BV047477114</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20220218 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">210921s2010 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781424461943</subfield><subfield code="9">978-1-4244-6194-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-37-ICG)EDP176</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1269395693</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV047477114</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-92</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.38173</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Sheppard, Doug</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">SRAM design - sensing and write control</subfield><subfield code="c">Doug Sheppard</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">Static random-access memory design - sensing and write control</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">United States</subfield><subfield code="b">IEEE</subfield><subfield code="c">2010</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Resource (1 Videodatei, 60 Minuten)</subfield><subfield code="b">color illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">tdi</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 13, 2020)</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Course content reaffirmed: 06/2015--This tutorial completes the design of the control circuits and focuses on controlling the Sense Amp and enabling the write data. An additional requirement for decoding which columns are written to and read from will be achieved through column decode circuitry that determines which SACL(3:0) and WCRWT(3:0) will be selected. One of the key features of the design will focus on Bit Line Ref (BLRF) which indicates when acceptable differential has been created at the input to the Sense Amp. This indicator is designed to tract the actual memory cell's driving of the bit lines in a way that can adjust the timing of SACL based on variations in process, conditions and changes in the drive strength of the accessed memory cell</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Random access memory</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Signal processing</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4017102-4</subfield><subfield code="a">Film</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-37-ICG</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-032878675</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://ieeexplore.ieee.org/courses/details/EDP176</subfield><subfield code="l">FHN01</subfield><subfield code="p">ZDB-37-ICG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://ieeexplore.ieee.org/courses/details/EDP176</subfield><subfield code="l">TUM01</subfield><subfield code="p">ZDB-37-ICG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| genre | (DE-588)4017102-4 Film gnd-content |
| genre_facet | Film |
| id | DE-604.BV047477114 |
| illustrated | Illustrated |
| index_date | 2024-07-03T18:11:31Z |
| indexdate | 2024-07-10T09:13:11Z |
| institution | BVB |
| isbn | 9781424461943 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-032878675 |
| oclc_num | 1269395693 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-92 |
| owner_facet | DE-91 DE-BY-TUM DE-92 |
| physical | 1 Online-Resource (1 Videodatei, 60 Minuten) color illustrations |
| psigel | ZDB-37-ICG |
| publishDate | 2010 |
| publishDateSearch | 2010 |
| publishDateSort | 2010 |
| publisher | IEEE |
| record_format | marc |
| spelling | Sheppard, Doug Verfasser aut SRAM design - sensing and write control Doug Sheppard Static random-access memory design - sensing and write control United States IEEE 2010 1 Online-Resource (1 Videodatei, 60 Minuten) color illustrations tdi rdacontent c rdamedia cr rdacarrier Description based on online resource; title from title screen (IEEE Xplore Digital Library, viewed November 13, 2020) Course content reaffirmed: 06/2015--This tutorial completes the design of the control circuits and focuses on controlling the Sense Amp and enabling the write data. An additional requirement for decoding which columns are written to and read from will be achieved through column decode circuitry that determines which SACL(3:0) and WCRWT(3:0) will be selected. One of the key features of the design will focus on Bit Line Ref (BLRF) which indicates when acceptable differential has been created at the input to the Sense Amp. This indicator is designed to tract the actual memory cell's driving of the bit lines in a way that can adjust the timing of SACL based on variations in process, conditions and changes in the drive strength of the accessed memory cell Integrated circuits Random access memory Data processing Signal processing (DE-588)4017102-4 Film gnd-content |
| spellingShingle | Sheppard, Doug SRAM design - sensing and write control Integrated circuits Random access memory Data processing Signal processing |
| subject_GND | (DE-588)4017102-4 |
| title | SRAM design - sensing and write control |
| title_alt | Static random-access memory design - sensing and write control |
| title_auth | SRAM design - sensing and write control |
| title_exact_search | SRAM design - sensing and write control |
| title_exact_search_txtP | SRAM design - sensing and write control |
| title_full | SRAM design - sensing and write control Doug Sheppard |
| title_fullStr | SRAM design - sensing and write control Doug Sheppard |
| title_full_unstemmed | SRAM design - sensing and write control Doug Sheppard |
| title_short | SRAM design - sensing and write control |
| title_sort | sram design sensing and write control |
| topic | Integrated circuits Random access memory Data processing Signal processing |
| topic_facet | Integrated circuits Random access memory Data processing Signal processing Film |
| work_keys_str_mv | AT shepparddoug sramdesignsensingandwritecontrol AT shepparddoug staticrandomaccessmemorydesignsensingandwritecontrol |