Automatic Layout Modification: Including design reuse of the Alpha CPU in 0.13 micron SOI technology
Design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. However, most discussions focus on higher-level abstraction like RTL descriptions, which can be synthesized. Design reuse is often seen as an add-on to normal design activity, or a...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
New York, NY
Springer US
2002
|
| Ausgabe: | 1st ed. 2002 |
| Schlagworte: | |
| Online-Zugang: | UBY01 Volltext |
| Zusammenfassung: | Design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. However, most discussions focus on higher-level abstraction like RTL descriptions, which can be synthesized. Design reuse is often seen as an add-on to normal design activity, or a special design task that is not an integrated part of the existing design flow. This may all be true for the ASIC world, but not for high-speed, high-performance microprocessors. In the field of high-speed microprocessors, design reuse is an integrated part of the design flow. The method of choice in this demanding field was, and is always, physical design reuse at the layout level. In the past, the practical implementations of this method were linear shrinks and the lambda approach. With the scaling of process technology down to 0.18 micron and below, this approach lost steam and became inefficient. The only viable solution is a method, which is now called Automatic Layout Modification (ALM). It combines compaction, mask manipulation, and correction with powerful capabilities. Automatic Layout Modification, Including design reuse of the Alpha CPU in 0.13 micron SOI technology is a welcome effort to improving some of the practices in chip design today |
| Beschreibung: | 1 Online-Ressource (XVI, 226 p) |
| ISBN: | 9780306475177 |
| DOI: | 10.1007/b116430 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV047064478 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 201216s2002 |||| o||u| ||||||eng d | ||
| 020 | |a 9780306475177 |9 978-0-306-47517-7 | ||
| 024 | 7 | |a 10.1007/b116430 |2 doi | |
| 035 | |a (ZDB-2-SCS)978-0-306-47517-7 | ||
| 035 | |a (OCoLC)1227484216 | ||
| 035 | |a (DE-599)BVBBV047064478 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-706 | ||
| 082 | 0 | |a 004.0151 |2 23 | |
| 100 | 1 | |a Reinhardt, Michael |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Automatic Layout Modification |b Including design reuse of the Alpha CPU in 0.13 micron SOI technology |c by Michael Reinhardt |
| 250 | |a 1st ed. 2002 | ||
| 264 | 1 | |a New York, NY |b Springer US |c 2002 | |
| 300 | |a 1 Online-Ressource (XVI, 226 p) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 520 | |a Design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. However, most discussions focus on higher-level abstraction like RTL descriptions, which can be synthesized. Design reuse is often seen as an add-on to normal design activity, or a special design task that is not an integrated part of the existing design flow. This may all be true for the ASIC world, but not for high-speed, high-performance microprocessors. In the field of high-speed microprocessors, design reuse is an integrated part of the design flow. The method of choice in this demanding field was, and is always, physical design reuse at the layout level. In the past, the practical implementations of this method were linear shrinks and the lambda approach. With the scaling of process technology down to 0.18 micron and below, this approach lost steam and became inefficient. The only viable solution is a method, which is now called Automatic Layout Modification (ALM). It combines compaction, mask manipulation, and correction with powerful capabilities. Automatic Layout Modification, Including design reuse of the Alpha CPU in 0.13 micron SOI technology is a welcome effort to improving some of the practices in chip design today | ||
| 650 | 4 | |a Theory of Computation | |
| 650 | 4 | |a Circuits and Systems | |
| 650 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design | |
| 650 | 4 | |a Electrical Engineering | |
| 650 | 4 | |a Computers | |
| 650 | 4 | |a Electronic circuits | |
| 650 | 4 | |a Computer-aided engineering | |
| 650 | 4 | |a Electrical engineering | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781475775877 |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781402070914 |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781475775860 |
| 856 | 4 | 0 | |u https://doi.org/10.1007/b116430 |x Verlag |z URL des Eerstveröffentlichers |3 Volltext |
| 912 | |a ZDB-2-SCS | ||
| 940 | 1 | |q ZDB-2-SCS_2000/2004 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-032471590 | ||
| 966 | e | |u https://doi.org/10.1007/b116430 |l UBY01 |p ZDB-2-SCS |q ZDB-2-SCS_2000/2004 |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804182062546026496 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Reinhardt, Michael |
| author_facet | Reinhardt, Michael |
| author_role | aut |
| author_sort | Reinhardt, Michael |
| author_variant | m r mr |
| building | Verbundindex |
| bvnumber | BV047064478 |
| collection | ZDB-2-SCS |
| ctrlnum | (ZDB-2-SCS)978-0-306-47517-7 (OCoLC)1227484216 (DE-599)BVBBV047064478 |
| dewey-full | 004.0151 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 004 - Computer science |
| dewey-raw | 004.0151 |
| dewey-search | 004.0151 |
| dewey-sort | 14.0151 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| discipline_str_mv | Informatik |
| doi_str_mv | 10.1007/b116430 |
| edition | 1st ed. 2002 |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03012nmm a2200493zc 4500</leader><controlfield tag="001">BV047064478</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">201216s2002 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780306475177</subfield><subfield code="9">978-0-306-47517-7</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/b116430</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-SCS)978-0-306-47517-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1227484216</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV047064478</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.0151</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Reinhardt, Michael</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Automatic Layout Modification</subfield><subfield code="b">Including design reuse of the Alpha CPU in 0.13 micron SOI technology</subfield><subfield code="c">by Michael Reinhardt</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1st ed. 2002</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY</subfield><subfield code="b">Springer US</subfield><subfield code="c">2002</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XVI, 226 p)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. However, most discussions focus on higher-level abstraction like RTL descriptions, which can be synthesized. Design reuse is often seen as an add-on to normal design activity, or a special design task that is not an integrated part of the existing design flow. This may all be true for the ASIC world, but not for high-speed, high-performance microprocessors. In the field of high-speed microprocessors, design reuse is an integrated part of the design flow. The method of choice in this demanding field was, and is always, physical design reuse at the layout level. In the past, the practical implementations of this method were linear shrinks and the lambda approach. With the scaling of process technology down to 0.18 micron and below, this approach lost steam and became inefficient. The only viable solution is a method, which is now called Automatic Layout Modification (ALM). It combines compaction, mask manipulation, and correction with powerful capabilities. Automatic Layout Modification, Including design reuse of the Alpha CPU in 0.13 micron SOI technology is a welcome effort to improving some of the practices in chip design today</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Theory of Computation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computers</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781475775877</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781402070914</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781475775860</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/b116430</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Eerstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-SCS</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-SCS_2000/2004</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-032471590</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b116430</subfield><subfield code="l">UBY01</subfield><subfield code="p">ZDB-2-SCS</subfield><subfield code="q">ZDB-2-SCS_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV047064478 |
| illustrated | Not Illustrated |
| index_date | 2024-07-03T16:12:22Z |
| indexdate | 2024-07-10T09:01:35Z |
| institution | BVB |
| isbn | 9780306475177 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-032471590 |
| oclc_num | 1227484216 |
| open_access_boolean | |
| owner | DE-706 |
| owner_facet | DE-706 |
| physical | 1 Online-Ressource (XVI, 226 p) |
| psigel | ZDB-2-SCS ZDB-2-SCS_2000/2004 ZDB-2-SCS ZDB-2-SCS_2000/2004 |
| publishDate | 2002 |
| publishDateSearch | 2002 |
| publishDateSort | 2002 |
| publisher | Springer US |
| record_format | marc |
| spelling | Reinhardt, Michael Verfasser aut Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology by Michael Reinhardt 1st ed. 2002 New York, NY Springer US 2002 1 Online-Ressource (XVI, 226 p) txt rdacontent c rdamedia cr rdacarrier Design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. However, most discussions focus on higher-level abstraction like RTL descriptions, which can be synthesized. Design reuse is often seen as an add-on to normal design activity, or a special design task that is not an integrated part of the existing design flow. This may all be true for the ASIC world, but not for high-speed, high-performance microprocessors. In the field of high-speed microprocessors, design reuse is an integrated part of the design flow. The method of choice in this demanding field was, and is always, physical design reuse at the layout level. In the past, the practical implementations of this method were linear shrinks and the lambda approach. With the scaling of process technology down to 0.18 micron and below, this approach lost steam and became inefficient. The only viable solution is a method, which is now called Automatic Layout Modification (ALM). It combines compaction, mask manipulation, and correction with powerful capabilities. Automatic Layout Modification, Including design reuse of the Alpha CPU in 0.13 micron SOI technology is a welcome effort to improving some of the practices in chip design today Theory of Computation Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Electrical Engineering Computers Electronic circuits Computer-aided engineering Electrical engineering Erscheint auch als Druck-Ausgabe 9781475775877 Erscheint auch als Druck-Ausgabe 9781402070914 Erscheint auch als Druck-Ausgabe 9781475775860 https://doi.org/10.1007/b116430 Verlag URL des Eerstveröffentlichers Volltext |
| spellingShingle | Reinhardt, Michael Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology Theory of Computation Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Electrical Engineering Computers Electronic circuits Computer-aided engineering Electrical engineering |
| title | Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology |
| title_auth | Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology |
| title_exact_search | Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology |
| title_exact_search_txtP | Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology |
| title_full | Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology by Michael Reinhardt |
| title_fullStr | Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology by Michael Reinhardt |
| title_full_unstemmed | Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology by Michael Reinhardt |
| title_short | Automatic Layout Modification |
| title_sort | automatic layout modification including design reuse of the alpha cpu in 0 13 micron soi technology |
| title_sub | Including design reuse of the Alpha CPU in 0.13 micron SOI technology |
| topic | Theory of Computation Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Electrical Engineering Computers Electronic circuits Computer-aided engineering Electrical engineering |
| topic_facet | Theory of Computation Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Electrical Engineering Computers Electronic circuits Computer-aided engineering Electrical engineering |
| url | https://doi.org/10.1007/b116430 |
| work_keys_str_mv | AT reinhardtmichael automaticlayoutmodificationincludingdesignreuseofthealphacpuin013micronsoitechnology |