Asynchronous System-on-Chip Interconnect:
Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
London
Springer London
2002
|
| Ausgabe: | 1st ed. 2002 |
| Schriftenreihe: | Distinguished Dissertations
|
| Schlagworte: | |
| Online-Zugang: | UBY01 Volltext |
| Zusammenfassung: | Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel with this is coming to grips with Intellectual Property (IP) based design flows which emphasise the need for a flexible interconnect strategy. In this book, John Bainbridge investigates the design of an asynchronous on-chip interconnect, looking at all the stages of the design from the choice of wiring layout, through asynchronous signalling protocols to the higher level problems involved in supporting split transactions. The MARBLE bus (the first asynchronous SoC bus) used in a commercial demonstrator chip containing a mixture of asynchronous and synchronous macrocells is used as a concrete example throughout the book |
| Beschreibung: | 1 Online-Ressource (XVII, 139 p. 45 illus) |
| ISBN: | 9781447101895 |
| DOI: | 10.1007/978-1-4471-0189-5 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV047064342 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 201216s2002 |||| o||u| ||||||eng d | ||
| 020 | |a 9781447101895 |9 978-1-4471-0189-5 | ||
| 024 | 7 | |a 10.1007/978-1-4471-0189-5 |2 doi | |
| 035 | |a (ZDB-2-SCS)978-1-4471-0189-5 | ||
| 035 | |a (OCoLC)1227476995 | ||
| 035 | |a (DE-599)BVBBV047064342 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-706 | ||
| 082 | 0 | |a 003.3 |2 23 | |
| 100 | 1 | |a Bainbridge, John |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Asynchronous System-on-Chip Interconnect |c by John Bainbridge |
| 250 | |a 1st ed. 2002 | ||
| 264 | 1 | |a London |b Springer London |c 2002 | |
| 300 | |a 1 Online-Ressource (XVII, 139 p. 45 illus) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 490 | 0 | |a Distinguished Dissertations | |
| 520 | |a Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel with this is coming to grips with Intellectual Property (IP) based design flows which emphasise the need for a flexible interconnect strategy. In this book, John Bainbridge investigates the design of an asynchronous on-chip interconnect, looking at all the stages of the design from the choice of wiring layout, through asynchronous signalling protocols to the higher level problems involved in supporting split transactions. The MARBLE bus (the first asynchronous SoC bus) used in a commercial demonstrator chip containing a mixture of asynchronous and synchronous macrocells is used as a concrete example throughout the book | ||
| 650 | 4 | |a Computer System Implementation | |
| 650 | 4 | |a Control Structures and Microprogramming | |
| 650 | 4 | |a Electronics and Microelectronics, Instrumentation | |
| 650 | 4 | |a Architecture, Computer | |
| 650 | 4 | |a Microprogramming | |
| 650 | 4 | |a Electronics | |
| 650 | 4 | |a Microelectronics | |
| 650 | 0 | 7 | |a Asynchrone Übertragung |0 (DE-588)4225929-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Token-Bus |0 (DE-588)4322716-8 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Mikroprozessor |0 (DE-588)4039232-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Bus |g Informatik |0 (DE-588)4122982-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Asynchrones Schaltwerk |0 (DE-588)4271581-7 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | 1 | |a Asynchrones Schaltwerk |0 (DE-588)4271581-7 |D s |
| 689 | 0 | 2 | |a Token-Bus |0 (DE-588)4322716-8 |D s |
| 689 | 0 | 3 | |a Mikroprozessor |0 (DE-588)4039232-6 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Bus |g Informatik |0 (DE-588)4122982-4 |D s |
| 689 | 1 | 1 | |a Asynchrone Übertragung |0 (DE-588)4225929-0 |D s |
| 689 | 1 | |5 DE-604 | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781447111122 |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781447101901 |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781852335984 |
| 856 | 4 | 0 | |u https://doi.org/10.1007/978-1-4471-0189-5 |x Verlag |z URL des Eerstveröffentlichers |3 Volltext |
| 912 | |a ZDB-2-SCS | ||
| 940 | 1 | |q ZDB-2-SCS_2000/2004 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-032471454 | ||
| 966 | e | |u https://doi.org/10.1007/978-1-4471-0189-5 |l UBY01 |p ZDB-2-SCS |q ZDB-2-SCS_2000/2004 |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804182062242988032 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Bainbridge, John |
| author_facet | Bainbridge, John |
| author_role | aut |
| author_sort | Bainbridge, John |
| author_variant | j b jb |
| building | Verbundindex |
| bvnumber | BV047064342 |
| collection | ZDB-2-SCS |
| ctrlnum | (ZDB-2-SCS)978-1-4471-0189-5 (OCoLC)1227476995 (DE-599)BVBBV047064342 |
| dewey-full | 003.3 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 003 - Systems |
| dewey-raw | 003.3 |
| dewey-search | 003.3 |
| dewey-sort | 13.3 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| discipline_str_mv | Informatik |
| doi_str_mv | 10.1007/978-1-4471-0189-5 |
| edition | 1st ed. 2002 |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03521nmm a2200673zc 4500</leader><controlfield tag="001">BV047064342</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">201216s2002 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781447101895</subfield><subfield code="9">978-1-4471-0189-5</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4471-0189-5</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-SCS)978-1-4471-0189-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1227476995</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV047064342</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">003.3</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bainbridge, John</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Asynchronous System-on-Chip Interconnect</subfield><subfield code="c">by John Bainbridge</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1st ed. 2002</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">London</subfield><subfield code="b">Springer London</subfield><subfield code="c">2002</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XVII, 139 p. 45 illus)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Distinguished Dissertations</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel with this is coming to grips with Intellectual Property (IP) based design flows which emphasise the need for a flexible interconnect strategy. In this book, John Bainbridge investigates the design of an asynchronous on-chip interconnect, looking at all the stages of the design from the choice of wiring layout, through asynchronous signalling protocols to the higher level problems involved in supporting split transactions. The MARBLE bus (the first asynchronous SoC bus) used in a commercial demonstrator chip containing a mixture of asynchronous and synchronous macrocells is used as a concrete example throughout the book</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer System Implementation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Control Structures and Microprogramming</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics and Microelectronics, Instrumentation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Architecture, Computer</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microprogramming </subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microelectronics</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Asynchrone Übertragung</subfield><subfield code="0">(DE-588)4225929-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Token-Bus</subfield><subfield code="0">(DE-588)4322716-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mikroprozessor</subfield><subfield code="0">(DE-588)4039232-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Bus</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4122982-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Asynchrones Schaltwerk</subfield><subfield code="0">(DE-588)4271581-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Asynchrones Schaltwerk</subfield><subfield code="0">(DE-588)4271581-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Token-Bus</subfield><subfield code="0">(DE-588)4322716-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Mikroprozessor</subfield><subfield code="0">(DE-588)4039232-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Bus</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4122982-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Asynchrone Übertragung</subfield><subfield code="0">(DE-588)4225929-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781447111122</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781447101901</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781852335984</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4471-0189-5</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Eerstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-SCS</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-SCS_2000/2004</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-032471454</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4471-0189-5</subfield><subfield code="l">UBY01</subfield><subfield code="p">ZDB-2-SCS</subfield><subfield code="q">ZDB-2-SCS_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV047064342 |
| illustrated | Not Illustrated |
| index_date | 2024-07-03T16:12:22Z |
| indexdate | 2024-07-10T09:01:34Z |
| institution | BVB |
| isbn | 9781447101895 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-032471454 |
| oclc_num | 1227476995 |
| open_access_boolean | |
| owner | DE-706 |
| owner_facet | DE-706 |
| physical | 1 Online-Ressource (XVII, 139 p. 45 illus) |
| psigel | ZDB-2-SCS ZDB-2-SCS_2000/2004 ZDB-2-SCS ZDB-2-SCS_2000/2004 |
| publishDate | 2002 |
| publishDateSearch | 2002 |
| publishDateSort | 2002 |
| publisher | Springer London |
| record_format | marc |
| series2 | Distinguished Dissertations |
| spelling | Bainbridge, John Verfasser aut Asynchronous System-on-Chip Interconnect by John Bainbridge 1st ed. 2002 London Springer London 2002 1 Online-Ressource (XVII, 139 p. 45 illus) txt rdacontent c rdamedia cr rdacarrier Distinguished Dissertations Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel with this is coming to grips with Intellectual Property (IP) based design flows which emphasise the need for a flexible interconnect strategy. In this book, John Bainbridge investigates the design of an asynchronous on-chip interconnect, looking at all the stages of the design from the choice of wiring layout, through asynchronous signalling protocols to the higher level problems involved in supporting split transactions. The MARBLE bus (the first asynchronous SoC bus) used in a commercial demonstrator chip containing a mixture of asynchronous and synchronous macrocells is used as a concrete example throughout the book Computer System Implementation Control Structures and Microprogramming Electronics and Microelectronics, Instrumentation Architecture, Computer Microprogramming Electronics Microelectronics Asynchrone Übertragung (DE-588)4225929-0 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Token-Bus (DE-588)4322716-8 gnd rswk-swf Mikroprozessor (DE-588)4039232-6 gnd rswk-swf Bus Informatik (DE-588)4122982-4 gnd rswk-swf Asynchrones Schaltwerk (DE-588)4271581-7 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Schaltungsentwurf (DE-588)4179389-4 s Asynchrones Schaltwerk (DE-588)4271581-7 s Token-Bus (DE-588)4322716-8 s Mikroprozessor (DE-588)4039232-6 s DE-604 Bus Informatik (DE-588)4122982-4 s Asynchrone Übertragung (DE-588)4225929-0 s Erscheint auch als Druck-Ausgabe 9781447111122 Erscheint auch als Druck-Ausgabe 9781447101901 Erscheint auch als Druck-Ausgabe 9781852335984 https://doi.org/10.1007/978-1-4471-0189-5 Verlag URL des Eerstveröffentlichers Volltext |
| spellingShingle | Bainbridge, John Asynchronous System-on-Chip Interconnect Computer System Implementation Control Structures and Microprogramming Electronics and Microelectronics, Instrumentation Architecture, Computer Microprogramming Electronics Microelectronics Asynchrone Übertragung (DE-588)4225929-0 gnd Schaltungsentwurf (DE-588)4179389-4 gnd Token-Bus (DE-588)4322716-8 gnd Mikroprozessor (DE-588)4039232-6 gnd Bus Informatik (DE-588)4122982-4 gnd Asynchrones Schaltwerk (DE-588)4271581-7 gnd |
| subject_GND | (DE-588)4225929-0 (DE-588)4179389-4 (DE-588)4322716-8 (DE-588)4039232-6 (DE-588)4122982-4 (DE-588)4271581-7 (DE-588)4113937-9 |
| title | Asynchronous System-on-Chip Interconnect |
| title_auth | Asynchronous System-on-Chip Interconnect |
| title_exact_search | Asynchronous System-on-Chip Interconnect |
| title_exact_search_txtP | Asynchronous System-on-Chip Interconnect |
| title_full | Asynchronous System-on-Chip Interconnect by John Bainbridge |
| title_fullStr | Asynchronous System-on-Chip Interconnect by John Bainbridge |
| title_full_unstemmed | Asynchronous System-on-Chip Interconnect by John Bainbridge |
| title_short | Asynchronous System-on-Chip Interconnect |
| title_sort | asynchronous system on chip interconnect |
| topic | Computer System Implementation Control Structures and Microprogramming Electronics and Microelectronics, Instrumentation Architecture, Computer Microprogramming Electronics Microelectronics Asynchrone Übertragung (DE-588)4225929-0 gnd Schaltungsentwurf (DE-588)4179389-4 gnd Token-Bus (DE-588)4322716-8 gnd Mikroprozessor (DE-588)4039232-6 gnd Bus Informatik (DE-588)4122982-4 gnd Asynchrones Schaltwerk (DE-588)4271581-7 gnd |
| topic_facet | Computer System Implementation Control Structures and Microprogramming Electronics and Microelectronics, Instrumentation Architecture, Computer Microprogramming Electronics Microelectronics Asynchrone Übertragung Schaltungsentwurf Token-Bus Mikroprozessor Bus Informatik Asynchrones Schaltwerk Hochschulschrift |
| url | https://doi.org/10.1007/978-1-4471-0189-5 |
| work_keys_str_mv | AT bainbridgejohn asynchronoussystemonchipinterconnect |