Introduction to Logic Circuits & Logic Design with Verilog:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cham
Springer
2019
|
| Ausgabe: | 2nd ed. |
| Schlagworte: | |
| Beschreibung: | XVI, 485 Seiten |
| ISBN: | 9783030136079 |
Internformat
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV046939630 | ||
| 003 | DE-604 | ||
| 005 | 20210217 | ||
| 007 | t | ||
| 008 | 201014s2019 |||| 00||| eng d | ||
| 020 | |a 9783030136079 |9 978-3-030-13607-9 | ||
| 035 | |a (OCoLC)1229087163 | ||
| 035 | |a (DE-599)BVBBV046939630 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-83 |a DE-1043 | ||
| 082 | 0 | |a 621.3815 |2 23 | |
| 084 | |a ZN 5400 |0 (DE-625)157454: |2 rvk | ||
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 100 | 1 | |a LaMeres, Brock J. |e Verfasser |0 (DE-588)1116351587 |4 aut | |
| 245 | 1 | 0 | |a Introduction to Logic Circuits & Logic Design with Verilog |c Brock J. LaMeres |
| 250 | |a 2nd ed. | ||
| 264 | 1 | |a Cham |b Springer |c 2019 | |
| 300 | |a XVI, 485 Seiten | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Circuits and Systems | |
| 650 | 4 | |a Processor Architectures | |
| 650 | 4 | |a Logic Design | |
| 650 | 4 | |a Systems engineering | |
| 650 | 4 | |a Computer science | |
| 650 | 4 | |a Logic design | |
| 650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Logische Schaltung |0 (DE-588)4131023-8 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | 1 | |a Logische Schaltung |0 (DE-588)4131023-8 |D s |
| 689 | 0 | 2 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
| 689 | 0 | 3 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 776 | 0 | 8 | |i Erscheint auch als |n Online-Ausgabe |z 978-3-030-13605-5 |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-032348377 | ||
Datensatz im Suchindex
| _version_ | 1804181841018617856 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | LaMeres, Brock J. |
| author_GND | (DE-588)1116351587 |
| author_facet | LaMeres, Brock J. |
| author_role | aut |
| author_sort | LaMeres, Brock J. |
| author_variant | b j l bj bjl |
| building | Verbundindex |
| bvnumber | BV046939630 |
| classification_rvk | ZN 5400 ZN 4904 |
| ctrlnum | (OCoLC)1229087163 (DE-599)BVBBV046939630 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 2nd ed. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01675nam a2200493zc 4500</leader><controlfield tag="001">BV046939630</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20210217 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">201014s2019 |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783030136079</subfield><subfield code="9">978-3-030-13607-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1229087163</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV046939630</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield><subfield code="a">DE-1043</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5400</subfield><subfield code="0">(DE-625)157454:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">LaMeres, Brock J.</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1116351587</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Introduction to Logic Circuits & Logic Design with Verilog</subfield><subfield code="c">Brock J. LaMeres</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2nd ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cham</subfield><subfield code="b">Springer</subfield><subfield code="c">2019</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XVI, 485 Seiten</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Processor Architectures</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer science</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Online-Ausgabe</subfield><subfield code="z">978-3-030-13605-5</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-032348377</subfield></datafield></record></collection> |
| id | DE-604.BV046939630 |
| illustrated | Not Illustrated |
| index_date | 2024-07-03T15:37:40Z |
| indexdate | 2024-07-10T08:58:03Z |
| institution | BVB |
| isbn | 9783030136079 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-032348377 |
| oclc_num | 1229087163 |
| open_access_boolean | |
| owner | DE-83 DE-1043 |
| owner_facet | DE-83 DE-1043 |
| physical | XVI, 485 Seiten |
| publishDate | 2019 |
| publishDateSearch | 2019 |
| publishDateSort | 2019 |
| publisher | Springer |
| record_format | marc |
| spelling | LaMeres, Brock J. Verfasser (DE-588)1116351587 aut Introduction to Logic Circuits & Logic Design with Verilog Brock J. LaMeres 2nd ed. Cham Springer 2019 XVI, 485 Seiten txt rdacontent n rdamedia nc rdacarrier Circuits and Systems Processor Architectures Logic Design Systems engineering Computer science Logic design Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf VERILOG (DE-588)4268385-3 gnd rswk-swf Logische Schaltung (DE-588)4131023-8 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 s Logische Schaltung (DE-588)4131023-8 s Integrierte Schaltung (DE-588)4027242-4 s VERILOG (DE-588)4268385-3 s DE-604 Erscheint auch als Online-Ausgabe 978-3-030-13605-5 |
| spellingShingle | LaMeres, Brock J. Introduction to Logic Circuits & Logic Design with Verilog Circuits and Systems Processor Architectures Logic Design Systems engineering Computer science Logic design Integrierte Schaltung (DE-588)4027242-4 gnd Schaltungsentwurf (DE-588)4179389-4 gnd VERILOG (DE-588)4268385-3 gnd Logische Schaltung (DE-588)4131023-8 gnd |
| subject_GND | (DE-588)4027242-4 (DE-588)4179389-4 (DE-588)4268385-3 (DE-588)4131023-8 |
| title | Introduction to Logic Circuits & Logic Design with Verilog |
| title_auth | Introduction to Logic Circuits & Logic Design with Verilog |
| title_exact_search | Introduction to Logic Circuits & Logic Design with Verilog |
| title_exact_search_txtP | Introduction to Logic Circuits & Logic Design with Verilog |
| title_full | Introduction to Logic Circuits & Logic Design with Verilog Brock J. LaMeres |
| title_fullStr | Introduction to Logic Circuits & Logic Design with Verilog Brock J. LaMeres |
| title_full_unstemmed | Introduction to Logic Circuits & Logic Design with Verilog Brock J. LaMeres |
| title_short | Introduction to Logic Circuits & Logic Design with Verilog |
| title_sort | introduction to logic circuits logic design with verilog |
| topic | Circuits and Systems Processor Architectures Logic Design Systems engineering Computer science Logic design Integrierte Schaltung (DE-588)4027242-4 gnd Schaltungsentwurf (DE-588)4179389-4 gnd VERILOG (DE-588)4268385-3 gnd Logische Schaltung (DE-588)4131023-8 gnd |
| topic_facet | Circuits and Systems Processor Architectures Logic Design Systems engineering Computer science Logic design Integrierte Schaltung Schaltungsentwurf VERILOG Logische Schaltung |
| work_keys_str_mv | AT lameresbrockj introductiontologiccircuitslogicdesignwithverilog |