A Parallel-friendly Majority Gate to Accelerate In-memory Computation:
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Elektronisch Tagungsbericht E-Book |
| Sprache: | English |
| Veröffentlicht: |
Erlangen ; Nürnberg
Friedrich-Alexander-Universität Erlangen-Nürnberg
2020
|
| Ausgabe: | Preprint |
| Schlagworte: | |
| Online-Zugang: | Volltext Volltext Volltext |
| Beschreibung: | 1 Online-Ressource |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV046812095 | ||
| 003 | DE-604 | ||
| 005 | 20210527 | ||
| 006 | a |||| 10||| | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 200717s2020 gw |||| o||u| ||||||eng d | ||
| 015 | |a 20,O08 |2 dnb | ||
| 016 | 7 | |a 1213533384 |2 DE-101 | |
| 024 | 7 | |a urn:nbn:de:bvb:29-opus4-140515 |2 urn | |
| 035 | |a (OCoLC)1190912222 | ||
| 035 | |a (DE-599)DNB1213533384 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 044 | |a gw |c XA-DE-BY | ||
| 049 | |a DE-29 | ||
| 084 | |a 006.32 |2 sdnb | ||
| 084 | |a 004 |2 sdnb | ||
| 100 | 1 | |a Reuben, John |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a A Parallel-friendly Majority Gate to Accelerate In-memory Computation |c John Reuben, Stefan Pechmann ; 31. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) |
| 250 | |a Preprint | ||
| 264 | 1 | |a Erlangen ; Nürnberg |b Friedrich-Alexander-Universität Erlangen-Nürnberg |c 2020 | |
| 300 | |a 1 Online-Ressource | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 583 | 1 | |a Archivierung/Langzeitarchivierung gewährleistet |5 DE-101 |2 pdager | |
| 653 | |a Resistive RAM (RRAM), majority logic, majority gate, memristor, 1 Transistor-1 Resistor(1T–1R), von Neumann bottleneck, in-memory computing, compute-in-memory, processing-in-memory, parallel-prefix adder | ||
| 700 | 1 | |a Pechmann, Stefan |e Verfasser |0 (DE-588)1215580533 |4 aut | |
| 711 | 2 | |a IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) |a Sonstige |n 31 |d 2019 |4 oth | |
| 856 | 4 | 0 | |u https://nbn-resolving.org/urn:nbn:de:bvb:29-opus4-140515 |x Resolving-System |z kostenfrei |3 Volltext |
| 856 | 4 | 0 | |u https://d-nb.info/1213533384/34 |x Langzeitarchivierung Nationalbibliothek |z kostenfrei |3 Volltext |
| 856 | 4 | 0 | |q application/pdf |u https://open.fau.de/handle/openfau/14051 |x Verlag |z kostenfrei |3 Volltext |
| 912 | |a ebook | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-032220632 | ||
| 347 | |b PDF | ||
Datensatz im Suchindex
| _version_ | 1804181618382864384 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Reuben, John Pechmann, Stefan |
| author_GND | (DE-588)1215580533 |
| author_facet | Reuben, John Pechmann, Stefan |
| author_role | aut aut |
| author_sort | Reuben, John |
| author_variant | j r jr s p sp |
| building | Verbundindex |
| bvnumber | BV046812095 |
| collection | ebook |
| ctrlnum | (OCoLC)1190912222 (DE-599)DNB1213533384 |
| discipline | Informatik |
| discipline_str_mv | Informatik |
| edition | Preprint |
| format | Electronic Conference Proceeding eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02003nmm a2200445zc 4500</leader><controlfield tag="001">BV046812095</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20210527 </controlfield><controlfield tag="006">a |||| 10||| </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">200717s2020 gw |||| o||u| ||||||eng d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">20,O08</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">1213533384</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">urn:nbn:de:bvb:29-opus4-140515</subfield><subfield code="2">urn</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1190912222</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)DNB1213533384</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">XA-DE-BY</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">006.32</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">004</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Reuben, John</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">A Parallel-friendly Majority Gate to Accelerate In-memory Computation</subfield><subfield code="c">John Reuben, Stefan Pechmann ; 31. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Preprint</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Erlangen ; Nürnberg</subfield><subfield code="b">Friedrich-Alexander-Universität Erlangen-Nürnberg</subfield><subfield code="c">2020</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="583" ind1="1" ind2=" "><subfield code="a">Archivierung/Langzeitarchivierung gewährleistet</subfield><subfield code="5">DE-101</subfield><subfield code="2">pdager</subfield></datafield><datafield tag="653" ind1=" " ind2=" "><subfield code="a">Resistive RAM (RRAM), majority logic, majority gate, memristor, 1 Transistor-1 Resistor(1T–1R), von Neumann bottleneck, in-memory computing, compute-in-memory, processing-in-memory, parallel-prefix adder</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Pechmann, Stefan</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1215580533</subfield><subfield code="4">aut</subfield></datafield><datafield tag="711" ind1="2" ind2=" "><subfield code="a">IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)</subfield><subfield code="a">Sonstige</subfield><subfield code="n">31</subfield><subfield code="d">2019</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://nbn-resolving.org/urn:nbn:de:bvb:29-opus4-140515</subfield><subfield code="x">Resolving-System</subfield><subfield code="z">kostenfrei</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://d-nb.info/1213533384/34</subfield><subfield code="x">Langzeitarchivierung Nationalbibliothek</subfield><subfield code="z">kostenfrei</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="q">application/pdf</subfield><subfield code="u">https://open.fau.de/handle/openfau/14051</subfield><subfield code="x">Verlag</subfield><subfield code="z">kostenfrei</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ebook</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-032220632</subfield></datafield><datafield tag="347" ind1=" " ind2=" "><subfield code="b">PDF</subfield></datafield></record></collection> |
| id | DE-604.BV046812095 |
| illustrated | Not Illustrated |
| index_date | 2024-07-03T14:59:06Z |
| indexdate | 2024-07-10T08:54:31Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-032220632 |
| oclc_num | 1190912222 |
| open_access_boolean | 1 |
| owner | DE-29 |
| owner_facet | DE-29 |
| physical | 1 Online-Ressource |
| psigel | ebook |
| publishDate | 2020 |
| publishDateSearch | 2020 |
| publishDateSort | 2020 |
| publisher | Friedrich-Alexander-Universität Erlangen-Nürnberg |
| record_format | marc |
| spelling | Reuben, John Verfasser aut A Parallel-friendly Majority Gate to Accelerate In-memory Computation John Reuben, Stefan Pechmann ; 31. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) Preprint Erlangen ; Nürnberg Friedrich-Alexander-Universität Erlangen-Nürnberg 2020 1 Online-Ressource txt rdacontent c rdamedia cr rdacarrier Archivierung/Langzeitarchivierung gewährleistet DE-101 pdager Resistive RAM (RRAM), majority logic, majority gate, memristor, 1 Transistor-1 Resistor(1T–1R), von Neumann bottleneck, in-memory computing, compute-in-memory, processing-in-memory, parallel-prefix adder Pechmann, Stefan Verfasser (DE-588)1215580533 aut IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) Sonstige 31 2019 oth https://nbn-resolving.org/urn:nbn:de:bvb:29-opus4-140515 Resolving-System kostenfrei Volltext https://d-nb.info/1213533384/34 Langzeitarchivierung Nationalbibliothek kostenfrei Volltext application/pdf https://open.fau.de/handle/openfau/14051 Verlag kostenfrei Volltext |
| spellingShingle | Reuben, John Pechmann, Stefan A Parallel-friendly Majority Gate to Accelerate In-memory Computation |
| title | A Parallel-friendly Majority Gate to Accelerate In-memory Computation |
| title_auth | A Parallel-friendly Majority Gate to Accelerate In-memory Computation |
| title_exact_search | A Parallel-friendly Majority Gate to Accelerate In-memory Computation |
| title_exact_search_txtP | A Parallel-friendly Majority Gate to Accelerate In-memory Computation |
| title_full | A Parallel-friendly Majority Gate to Accelerate In-memory Computation John Reuben, Stefan Pechmann ; 31. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) |
| title_fullStr | A Parallel-friendly Majority Gate to Accelerate In-memory Computation John Reuben, Stefan Pechmann ; 31. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) |
| title_full_unstemmed | A Parallel-friendly Majority Gate to Accelerate In-memory Computation John Reuben, Stefan Pechmann ; 31. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) |
| title_short | A Parallel-friendly Majority Gate to Accelerate In-memory Computation |
| title_sort | a parallel friendly majority gate to accelerate in memory computation |
| url | https://nbn-resolving.org/urn:nbn:de:bvb:29-opus4-140515 https://d-nb.info/1213533384/34 https://open.fau.de/handle/openfau/14051 |
| work_keys_str_mv | AT reubenjohn aparallelfriendlymajoritygatetoaccelerateinmemorycomputation AT pechmannstefan aparallelfriendlymajoritygatetoaccelerateinmemorycomputation AT ieeeinternationalconferenceonapplicationspecificsystemsarchitecturesandprocessorsasapsonstige aparallelfriendlymajoritygatetoaccelerateinmemorycomputation |