Adaptive digital circuits for power-performance range beyond wide voltage scaling: from the clock path to the data path
This book offers the first comprehensive coverage of digital design techniques to expand the power-performance tradeoff well beyond that allowed by conventional wide voltage scaling. Compared to conventional fixed designs, the approach described in this book makes digital circuits more versatile and...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Cham, Switzerland
Springer
[2020]
|
Schlagworte: | |
Zusammenfassung: | This book offers the first comprehensive coverage of digital design techniques to expand the power-performance tradeoff well beyond that allowed by conventional wide voltage scaling. Compared to conventional fixed designs, the approach described in this book makes digital circuits more versatile and adaptive, allowing simultaneous optimization at both ends of the power-performance spectrum. Drop-in solutions for fully automated and low-effort design based on commercial CAD tools are discussed extensively for processors, accelerators and on-chip memories, and are applicable to prominent applications (e.g., IoT, AI, wearables, biomedical). Through the higher power-performance versatility techniques described in this book, readers are enabled to reduce the design effort through reuse of the same digital design instance, across a wide range of applications. All concepts the authors discuss are demonstrated by dedicated testchip designs and experimental results. To make the results immediately usable by the reader, all the scripts necessary to create automated design flows based on commercial tools are provided and explained. Provides extensive coverage of the challenges and the key technologies enabling wide power-performance range in digital sub-systems (e.g., processors, memories, accelerators); Includes in-depth description of silicon-proven methodologies to design reconfigurable data path and clock path; Describes techniques for reconfigurable microarchitectures, down to the pipestage and the clock repeater level; Uses a highly interdisciplinary approach covering the circuit, the microarchitectural and the system levels of abstraction; Presents practical design examples and the related methodologies; Offers complementary design files and scripts, useful to replicate the presented developments and develop new designs |
Beschreibung: | xvi, 166 Seiten 25 cm |
ISBN: | 9783030387952 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV046788422 | ||
003 | DE-604 | ||
005 | 20210105 | ||
007 | t| | ||
008 | 200701s2020 xx b||| 00||| eng d | ||
020 | |a 9783030387952 |9 978-3-030-38795-2 | ||
035 | |a (OCoLC)1230235218 | ||
035 | |a (DE-599)BVBBV046788422 | ||
040 | |a DE-604 |b ger |e rda | ||
041 | 0 | |a eng | |
049 | |a DE-83 | ||
084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
084 | |a ZN 4930 |0 (DE-625)157422: |2 rvk | ||
100 | 1 | |a Jain, Saurabh |e Verfasser |4 aut | |
245 | 1 | 0 | |a Adaptive digital circuits for power-performance range beyond wide voltage scaling |b from the clock path to the data path |c Saurabh Jain, Longyang Lin, Massimo Alioto |
264 | 1 | |a Cham, Switzerland |b Springer |c [2020] | |
300 | |a xvi, 166 Seiten |c 25 cm | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
520 | 3 | |a This book offers the first comprehensive coverage of digital design techniques to expand the power-performance tradeoff well beyond that allowed by conventional wide voltage scaling. Compared to conventional fixed designs, the approach described in this book makes digital circuits more versatile and adaptive, allowing simultaneous optimization at both ends of the power-performance spectrum. Drop-in solutions for fully automated and low-effort design based on commercial CAD tools are discussed extensively for processors, accelerators and on-chip memories, and are applicable to prominent applications (e.g., IoT, AI, wearables, biomedical). Through the higher power-performance versatility techniques described in this book, readers are enabled to reduce the design effort through reuse of the same digital design instance, across a wide range of applications. All concepts the authors discuss are demonstrated by dedicated testchip designs and experimental results. To make the results immediately usable by the reader, all the scripts necessary to create automated design flows based on commercial tools are provided and explained. Provides extensive coverage of the challenges and the key technologies enabling wide power-performance range in digital sub-systems (e.g., processors, memories, accelerators); Includes in-depth description of silicon-proven methodologies to design reconfigurable data path and clock path; Describes techniques for reconfigurable microarchitectures, down to the pipestage and the clock repeater level; Uses a highly interdisciplinary approach covering the circuit, the microarchitectural and the system levels of abstraction; Presents practical design examples and the related methodologies; Offers complementary design files and scripts, useful to replicate the presented developments and develop new designs | |
650 | 0 | 7 | |a Internet der Dinge |0 (DE-588)7713781-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Digitale integrierte Schaltung |0 (DE-588)4113313-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Prozessor |0 (DE-588)4176076-1 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Elektronische Schaltung |0 (DE-588)4113419-9 |2 gnd |9 rswk-swf |
653 | 0 | |a Digital electronics | |
653 | 0 | |a Digital electronics | |
689 | 0 | 0 | |a Digitale integrierte Schaltung |0 (DE-588)4113313-4 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Elektronische Schaltung |0 (DE-588)4113419-9 |D s |
689 | 1 | 1 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
689 | 1 | 2 | |a Internet der Dinge |0 (DE-588)7713781-4 |D s |
689 | 1 | 3 | |a Prozessor |0 (DE-588)4176076-1 |D s |
689 | 1 | |5 DE-604 | |
700 | 1 | |a Lin, Longyang |e Sonstige |4 oth | |
700 | 1 | |a Alioto, Massimo |d 1972- |e Sonstige |0 (DE-588)1063793629 |4 oth | |
943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-032197423 |
Datensatz im Suchindex
_version_ | 1818330291368886272 |
---|---|
adam_text | |
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
author | Jain, Saurabh |
author_GND | (DE-588)1063793629 |
author_facet | Jain, Saurabh |
author_role | aut |
author_sort | Jain, Saurabh |
author_variant | s j sj |
building | Verbundindex |
bvnumber | BV046788422 |
classification_rvk | ZN 4904 ZN 4930 |
ctrlnum | (OCoLC)1230235218 (DE-599)BVBBV046788422 |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV046788422</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20210105</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">200701s2020 xx b||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783030387952</subfield><subfield code="9">978-3-030-38795-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1230235218</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV046788422</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4930</subfield><subfield code="0">(DE-625)157422:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Jain, Saurabh</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Adaptive digital circuits for power-performance range beyond wide voltage scaling</subfield><subfield code="b">from the clock path to the data path</subfield><subfield code="c">Saurabh Jain, Longyang Lin, Massimo Alioto</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cham, Switzerland</subfield><subfield code="b">Springer</subfield><subfield code="c">[2020]</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xvi, 166 Seiten</subfield><subfield code="c">25 cm</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">This book offers the first comprehensive coverage of digital design techniques to expand the power-performance tradeoff well beyond that allowed by conventional wide voltage scaling. Compared to conventional fixed designs, the approach described in this book makes digital circuits more versatile and adaptive, allowing simultaneous optimization at both ends of the power-performance spectrum. Drop-in solutions for fully automated and low-effort design based on commercial CAD tools are discussed extensively for processors, accelerators and on-chip memories, and are applicable to prominent applications (e.g., IoT, AI, wearables, biomedical). Through the higher power-performance versatility techniques described in this book, readers are enabled to reduce the design effort through reuse of the same digital design instance, across a wide range of applications. All concepts the authors discuss are demonstrated by dedicated testchip designs and experimental results. To make the results immediately usable by the reader, all the scripts necessary to create automated design flows based on commercial tools are provided and explained. Provides extensive coverage of the challenges and the key technologies enabling wide power-performance range in digital sub-systems (e.g., processors, memories, accelerators); Includes in-depth description of silicon-proven methodologies to design reconfigurable data path and clock path; Describes techniques for reconfigurable microarchitectures, down to the pipestage and the clock repeater level; Uses a highly interdisciplinary approach covering the circuit, the microarchitectural and the system levels of abstraction; Presents practical design examples and the related methodologies; Offers complementary design files and scripts, useful to replicate the presented developments and develop new designs</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Internet der Dinge</subfield><subfield code="0">(DE-588)7713781-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitale integrierte Schaltung</subfield><subfield code="0">(DE-588)4113313-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Elektronische Schaltung</subfield><subfield code="0">(DE-588)4113419-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="653" ind1=" " ind2="0"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="653" ind1=" " ind2="0"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitale integrierte Schaltung</subfield><subfield code="0">(DE-588)4113313-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Elektronische Schaltung</subfield><subfield code="0">(DE-588)4113419-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">Internet der Dinge</subfield><subfield code="0">(DE-588)7713781-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="3"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Lin, Longyang</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Alioto, Massimo</subfield><subfield code="d">1972-</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)1063793629</subfield><subfield code="4">oth</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-032197423</subfield></datafield></record></collection> |
id | DE-604.BV046788422 |
illustrated | Not Illustrated |
index_date | 2024-07-03T14:52:17Z |
indexdate | 2024-12-13T13:01:36Z |
institution | BVB |
isbn | 9783030387952 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-032197423 |
oclc_num | 1230235218 |
open_access_boolean | |
owner | DE-83 |
owner_facet | DE-83 |
physical | xvi, 166 Seiten 25 cm |
publishDate | 2020 |
publishDateSearch | 2020 |
publishDateSort | 2020 |
publisher | Springer |
record_format | marc |
spelling | Jain, Saurabh Verfasser aut Adaptive digital circuits for power-performance range beyond wide voltage scaling from the clock path to the data path Saurabh Jain, Longyang Lin, Massimo Alioto Cham, Switzerland Springer [2020] xvi, 166 Seiten 25 cm txt rdacontent n rdamedia nc rdacarrier This book offers the first comprehensive coverage of digital design techniques to expand the power-performance tradeoff well beyond that allowed by conventional wide voltage scaling. Compared to conventional fixed designs, the approach described in this book makes digital circuits more versatile and adaptive, allowing simultaneous optimization at both ends of the power-performance spectrum. Drop-in solutions for fully automated and low-effort design based on commercial CAD tools are discussed extensively for processors, accelerators and on-chip memories, and are applicable to prominent applications (e.g., IoT, AI, wearables, biomedical). Through the higher power-performance versatility techniques described in this book, readers are enabled to reduce the design effort through reuse of the same digital design instance, across a wide range of applications. All concepts the authors discuss are demonstrated by dedicated testchip designs and experimental results. To make the results immediately usable by the reader, all the scripts necessary to create automated design flows based on commercial tools are provided and explained. Provides extensive coverage of the challenges and the key technologies enabling wide power-performance range in digital sub-systems (e.g., processors, memories, accelerators); Includes in-depth description of silicon-proven methodologies to design reconfigurable data path and clock path; Describes techniques for reconfigurable microarchitectures, down to the pipestage and the clock repeater level; Uses a highly interdisciplinary approach covering the circuit, the microarchitectural and the system levels of abstraction; Presents practical design examples and the related methodologies; Offers complementary design files and scripts, useful to replicate the presented developments and develop new designs Internet der Dinge (DE-588)7713781-4 gnd rswk-swf Digitale integrierte Schaltung (DE-588)4113313-4 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Prozessor (DE-588)4176076-1 gnd rswk-swf Elektronische Schaltung (DE-588)4113419-9 gnd rswk-swf Digital electronics Digitale integrierte Schaltung (DE-588)4113313-4 s DE-604 Elektronische Schaltung (DE-588)4113419-9 s Integrierte Schaltung (DE-588)4027242-4 s Internet der Dinge (DE-588)7713781-4 s Prozessor (DE-588)4176076-1 s Lin, Longyang Sonstige oth Alioto, Massimo 1972- Sonstige (DE-588)1063793629 oth |
spellingShingle | Jain, Saurabh Adaptive digital circuits for power-performance range beyond wide voltage scaling from the clock path to the data path Internet der Dinge (DE-588)7713781-4 gnd Digitale integrierte Schaltung (DE-588)4113313-4 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Prozessor (DE-588)4176076-1 gnd Elektronische Schaltung (DE-588)4113419-9 gnd |
subject_GND | (DE-588)7713781-4 (DE-588)4113313-4 (DE-588)4027242-4 (DE-588)4176076-1 (DE-588)4113419-9 |
title | Adaptive digital circuits for power-performance range beyond wide voltage scaling from the clock path to the data path |
title_auth | Adaptive digital circuits for power-performance range beyond wide voltage scaling from the clock path to the data path |
title_exact_search | Adaptive digital circuits for power-performance range beyond wide voltage scaling from the clock path to the data path |
title_exact_search_txtP | Adaptive digital circuits for power-performance range beyond wide voltage scaling from the clock path to the data path |
title_full | Adaptive digital circuits for power-performance range beyond wide voltage scaling from the clock path to the data path Saurabh Jain, Longyang Lin, Massimo Alioto |
title_fullStr | Adaptive digital circuits for power-performance range beyond wide voltage scaling from the clock path to the data path Saurabh Jain, Longyang Lin, Massimo Alioto |
title_full_unstemmed | Adaptive digital circuits for power-performance range beyond wide voltage scaling from the clock path to the data path Saurabh Jain, Longyang Lin, Massimo Alioto |
title_short | Adaptive digital circuits for power-performance range beyond wide voltage scaling |
title_sort | adaptive digital circuits for power performance range beyond wide voltage scaling from the clock path to the data path |
title_sub | from the clock path to the data path |
topic | Internet der Dinge (DE-588)7713781-4 gnd Digitale integrierte Schaltung (DE-588)4113313-4 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Prozessor (DE-588)4176076-1 gnd Elektronische Schaltung (DE-588)4113419-9 gnd |
topic_facet | Internet der Dinge Digitale integrierte Schaltung Integrierte Schaltung Prozessor Elektronische Schaltung |
work_keys_str_mv | AT jainsaurabh adaptivedigitalcircuitsforpowerperformancerangebeyondwidevoltagescalingfromtheclockpathtothedatapath AT linlongyang adaptivedigitalcircuitsforpowerperformancerangebeyondwidevoltagescalingfromtheclockpathtothedatapath AT aliotomassimo adaptivedigitalcircuitsforpowerperformancerangebeyondwidevoltagescalingfromtheclockpathtothedatapath |