Design of high-performance microprocessor circuits:
This book covers the design of next generation microprocessors in deep submicron CMOS technologies. The chapters in Design of High Performance Microprocessor Circuits were written by some of the world's leading technologists, designers, and researchers. All levels of system abstraction are cove...
Gespeichert in:
| Format: | Elektronisch E-Book |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
New York
IEEE Press
c2001
|
| Schlagworte: | |
| Online-Zugang: | FHI01 FHN01 Volltext |
| Zusammenfassung: | This book covers the design of next generation microprocessors in deep submicron CMOS technologies. The chapters in Design of High Performance Microprocessor Circuits were written by some of the world's leading technologists, designers, and researchers. All levels of system abstraction are covered, but the emphasis rests squarely on circuit design. Examples are drawn from processors designed at AMD, Digital/Compaq, IBM, Intel, MIPS, Mitsubishi, and Motorola. Each topic of this invaluable reference stands alone so the chapters can be read in any order. The following topics are covered in depth:. Architectural constraints of CMOS VLSI design. Technology scaling, low-power devices, SOI, and process variations. Contemporary design styles including a survey of logic families, robust dynamic circuits, asynchronous logic, self-timed pipelines, and fast arithmetic units. Latches, clocks and clock distribution, phase-locked and delay-locked loops. Register file, cache memory, and embedded DRAM design. High-speed signaling techniques and I/O design. ESD, electromigration, and hot-carrier reliability. CAD tools, including timing verification and the analysis of power distribution schemes. Test and testability Design of High-Performance Microprocessor Circuits assumes a basic knowledge of digital circuit design and device operation, and covers a broad range of circuit styles and VLSI design techniques. Packed with practical know-how, it is an indispensable reference for practicing circuit designers, architects, system designers, CAD tool developers, process technologists, and researchers. It is also an essential text for VLSI design courses |
| Beschreibung: | Description based on PDF viewed 12/21/2015 |
| Beschreibung: | 1 Online-Resource (xx, 557 pages) illustrations |
| ISBN: | 9780470544365 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV046418309 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 200211s2015 |||| o||u| ||||||eng d | ||
| 020 | |a 9780470544365 |9 978-0-470-54436-5 | ||
| 024 | 7 | |a 10.1109/9780470544365 |2 doi | |
| 035 | |a (ZDB-35-WEL)5266000 | ||
| 035 | |a (OCoLC)1141145282 | ||
| 035 | |a (DE-599)BVBBV046418309 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-573 |a DE-92 | ||
| 082 | 0 | |a 621.3815 |2 22 | |
| 245 | 1 | 0 | |a Design of high-performance microprocessor circuits |c Anantha Chandrakasan, William J. Bowhill, Frank Fox, [editors] |
| 264 | 1 | |a New York |b IEEE Press |c c2001 | |
| 300 | |a 1 Online-Resource (xx, 557 pages) |b illustrations | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Description based on PDF viewed 12/21/2015 | ||
| 520 | |a This book covers the design of next generation microprocessors in deep submicron CMOS technologies. The chapters in Design of High Performance Microprocessor Circuits were written by some of the world's leading technologists, designers, and researchers. All levels of system abstraction are covered, but the emphasis rests squarely on circuit design. Examples are drawn from processors designed at AMD, Digital/Compaq, IBM, Intel, MIPS, Mitsubishi, and Motorola. Each topic of this invaluable reference stands alone so the chapters can be read in any order. The following topics are covered in depth:. Architectural constraints of CMOS VLSI design. Technology scaling, low-power devices, SOI, and process variations. Contemporary design styles including a survey of logic families, robust dynamic circuits, asynchronous logic, self-timed pipelines, and fast arithmetic units. Latches, clocks and clock distribution, phase-locked and delay-locked loops. Register file, cache memory, and embedded DRAM design. High-speed signaling techniques and I/O design. ESD, electromigration, and hot-carrier reliability. CAD tools, including timing verification and the analysis of power distribution schemes. Test and testability Design of High-Performance Microprocessor Circuits assumes a basic knowledge of digital circuit design and device operation, and covers a broad range of circuit styles and VLSI design techniques. Packed with practical know-how, it is an indispensable reference for practicing circuit designers, architects, system designers, CAD tool developers, process technologists, and researchers. It is also an essential text for VLSI design courses | ||
| 650 | 4 | |a Microprocessors |x Design and construction | |
| 650 | 4 | |a Logic circuits | |
| 650 | 0 | 7 | |a Mikroprozessor |0 (DE-588)4039232-6 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Mikroprozessor |0 (DE-588)4039232-6 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Chandrakasan, Anantha P. |e Sonstige |4 oth | |
| 700 | 1 | |a Fox, Frank |e Sonstige |4 oth | |
| 700 | 1 | |a Bowhill, William J. |e Sonstige |4 oth | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9780780360013 |
| 856 | 4 | 0 | |u https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5266000 |x Aggregator |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-35-WEL | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-031830781 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5266000 |l FHI01 |p ZDB-35-WEL |x Aggregator |3 Volltext | |
| 966 | e | |u https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5266000 |l FHN01 |p ZDB-35-WEL |x Aggregator |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804180961611481088 |
|---|---|
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV046418309 |
| collection | ZDB-35-WEL |
| ctrlnum | (ZDB-35-WEL)5266000 (OCoLC)1141145282 (DE-599)BVBBV046418309 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03540nmm a2200469zc 4500</leader><controlfield tag="001">BV046418309</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">200211s2015 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470544365</subfield><subfield code="9">978-0-470-54436-5</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1109/9780470544365</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-35-WEL)5266000</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1141145282</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV046418309</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-92</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">22</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design of high-performance microprocessor circuits</subfield><subfield code="c">Anantha Chandrakasan, William J. Bowhill, Frank Fox, [editors]</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York</subfield><subfield code="b">IEEE Press</subfield><subfield code="c">c2001</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Resource (xx, 557 pages)</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Description based on PDF viewed 12/21/2015</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This book covers the design of next generation microprocessors in deep submicron CMOS technologies. The chapters in Design of High Performance Microprocessor Circuits were written by some of the world's leading technologists, designers, and researchers. All levels of system abstraction are covered, but the emphasis rests squarely on circuit design. Examples are drawn from processors designed at AMD, Digital/Compaq, IBM, Intel, MIPS, Mitsubishi, and Motorola. Each topic of this invaluable reference stands alone so the chapters can be read in any order. The following topics are covered in depth:. Architectural constraints of CMOS VLSI design. Technology scaling, low-power devices, SOI, and process variations. Contemporary design styles including a survey of logic families, robust dynamic circuits, asynchronous logic, self-timed pipelines, and fast arithmetic units. Latches, clocks and clock distribution, phase-locked and delay-locked loops. Register file, cache memory, and embedded DRAM design. High-speed signaling techniques and I/O design. ESD, electromigration, and hot-carrier reliability. CAD tools, including timing verification and the analysis of power distribution schemes. Test and testability Design of High-Performance Microprocessor Circuits assumes a basic knowledge of digital circuit design and device operation, and covers a broad range of circuit styles and VLSI design techniques. Packed with practical know-how, it is an indispensable reference for practicing circuit designers, architects, system designers, CAD tool developers, process technologists, and researchers. It is also an essential text for VLSI design courses</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microprocessors</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mikroprozessor</subfield><subfield code="0">(DE-588)4039232-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Mikroprozessor</subfield><subfield code="0">(DE-588)4039232-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Chandrakasan, Anantha P.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Fox, Frank</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Bowhill, William J.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9780780360013</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5266000</subfield><subfield code="x">Aggregator</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-35-WEL</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-031830781</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5266000</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-35-WEL</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5266000</subfield><subfield code="l">FHN01</subfield><subfield code="p">ZDB-35-WEL</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV046418309 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T08:44:05Z |
| institution | BVB |
| isbn | 9780470544365 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-031830781 |
| oclc_num | 1141145282 |
| open_access_boolean | |
| owner | DE-573 DE-92 |
| owner_facet | DE-573 DE-92 |
| physical | 1 Online-Resource (xx, 557 pages) illustrations |
| psigel | ZDB-35-WEL |
| publishDate | 2001 |
| publishDateSearch | 2015 |
| publishDateSort | 2015 |
| publisher | IEEE Press |
| record_format | marc |
| spelling | Design of high-performance microprocessor circuits Anantha Chandrakasan, William J. Bowhill, Frank Fox, [editors] New York IEEE Press c2001 1 Online-Resource (xx, 557 pages) illustrations txt rdacontent c rdamedia cr rdacarrier Description based on PDF viewed 12/21/2015 This book covers the design of next generation microprocessors in deep submicron CMOS technologies. The chapters in Design of High Performance Microprocessor Circuits were written by some of the world's leading technologists, designers, and researchers. All levels of system abstraction are covered, but the emphasis rests squarely on circuit design. Examples are drawn from processors designed at AMD, Digital/Compaq, IBM, Intel, MIPS, Mitsubishi, and Motorola. Each topic of this invaluable reference stands alone so the chapters can be read in any order. The following topics are covered in depth:. Architectural constraints of CMOS VLSI design. Technology scaling, low-power devices, SOI, and process variations. Contemporary design styles including a survey of logic families, robust dynamic circuits, asynchronous logic, self-timed pipelines, and fast arithmetic units. Latches, clocks and clock distribution, phase-locked and delay-locked loops. Register file, cache memory, and embedded DRAM design. High-speed signaling techniques and I/O design. ESD, electromigration, and hot-carrier reliability. CAD tools, including timing verification and the analysis of power distribution schemes. Test and testability Design of High-Performance Microprocessor Circuits assumes a basic knowledge of digital circuit design and device operation, and covers a broad range of circuit styles and VLSI design techniques. Packed with practical know-how, it is an indispensable reference for practicing circuit designers, architects, system designers, CAD tool developers, process technologists, and researchers. It is also an essential text for VLSI design courses Microprocessors Design and construction Logic circuits Mikroprozessor (DE-588)4039232-6 gnd rswk-swf Mikroprozessor (DE-588)4039232-6 s 1\p DE-604 Chandrakasan, Anantha P. Sonstige oth Fox, Frank Sonstige oth Bowhill, William J. Sonstige oth Erscheint auch als Druck-Ausgabe 9780780360013 https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5266000 Aggregator URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Design of high-performance microprocessor circuits Microprocessors Design and construction Logic circuits Mikroprozessor (DE-588)4039232-6 gnd |
| subject_GND | (DE-588)4039232-6 |
| title | Design of high-performance microprocessor circuits |
| title_auth | Design of high-performance microprocessor circuits |
| title_exact_search | Design of high-performance microprocessor circuits |
| title_full | Design of high-performance microprocessor circuits Anantha Chandrakasan, William J. Bowhill, Frank Fox, [editors] |
| title_fullStr | Design of high-performance microprocessor circuits Anantha Chandrakasan, William J. Bowhill, Frank Fox, [editors] |
| title_full_unstemmed | Design of high-performance microprocessor circuits Anantha Chandrakasan, William J. Bowhill, Frank Fox, [editors] |
| title_short | Design of high-performance microprocessor circuits |
| title_sort | design of high performance microprocessor circuits |
| topic | Microprocessors Design and construction Logic circuits Mikroprozessor (DE-588)4039232-6 gnd |
| topic_facet | Microprocessors Design and construction Logic circuits Mikroprozessor |
| url | https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5266000 |
| work_keys_str_mv | AT chandrakasanananthap designofhighperformancemicroprocessorcircuits AT foxfrank designofhighperformancemicroprocessorcircuits AT bowhillwilliamj designofhighperformancemicroprocessorcircuits |