Routing in the third dimension: from VLSI chips to MCMs
This key text addresses the complex computer chips of tomorrow which will consist of several layers of metal interconnect, making the interconnect within a chip or a multichip module a three dimensional problem. You'll find an insightful approach to the algorithmic, cell design issues in chip a...
Saved in:
| Main Author: | |
|---|---|
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Piscataway, New Jersey
IEEE Press
c1995
|
| Subjects: | |
| Online Access: | FHI01 FHN01 Volltext |
| Summary: | This key text addresses the complex computer chips of tomorrow which will consist of several layers of metal interconnect, making the interconnect within a chip or a multichip module a three dimensional problem. You'll find an insightful approach to the algorithmic, cell design issues in chip and MCM routing with an emphasis on techniques for eliminating routing area |
| Item Description: | Description based on PDF viewed 12/21/2015 |
| Physical Description: | 1 Online-Resource (xviii, 358 pages) illustrations |
| ISBN: | 9780470546376 |
Staff View
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV046418239 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 200211s1995 |||| o||u| ||||||eng d | ||
| 020 | |a 9780470546376 |9 978-0-470-54637-6 | ||
| 024 | 7 | |a 10.1109/9780470546376 |2 doi | |
| 035 | |a (ZDB-35-WEL)5263943 | ||
| 035 | |a (OCoLC)1141149500 | ||
| 035 | |a (DE-599)BVBBV046418239 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-573 |a DE-92 | ||
| 082 | 0 | |a 621.39/5 |2 22 | |
| 100 | 1 | |a Sherwani, N. A. , (Naveed A.) |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Routing in the third dimension |b from VLSI chips to MCMs |c Naveed A. Sherwani, Siddharth Bhingarde, Anand Panyam |
| 264 | 1 | |a Piscataway, New Jersey |b IEEE Press |c c1995 | |
| 300 | |a 1 Online-Resource (xviii, 358 pages) |b illustrations | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Description based on PDF viewed 12/21/2015 | ||
| 520 | |a This key text addresses the complex computer chips of tomorrow which will consist of several layers of metal interconnect, making the interconnect within a chip or a multichip module a three dimensional problem. You'll find an insightful approach to the algorithmic, cell design issues in chip and MCM routing with an emphasis on techniques for eliminating routing area | ||
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Computer-aided design | |
| 650 | 4 | |a Multichip modules (Microelectronics) |x Computer-aided design | |
| 700 | 1 | |a Bhingarde, Siddharth |e Sonstige |4 oth | |
| 700 | 1 | |a Panyam, Anand |e Sonstige |4 oth | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9780780310896 |
| 856 | 4 | 0 | |u https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5263943 |x Aggregator |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-35-WEL | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-031830711 | ||
| 966 | e | |u https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5263943 |l FHI01 |p ZDB-35-WEL |x Aggregator |3 Volltext | |
| 966 | e | |u https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5263943 |l FHN01 |p ZDB-35-WEL |x Aggregator |3 Volltext | |
Record in the Search Index
| _version_ | 1804180961453146112 |
|---|---|
| any_adam_object | |
| author | Sherwani, N. A. , (Naveed A.) |
| author_facet | Sherwani, N. A. , (Naveed A.) |
| author_role | aut |
| author_sort | Sherwani, N. A. , (Naveed A.) |
| author_variant | n a n a s nana nanas |
| building | Verbundindex |
| bvnumber | BV046418239 |
| collection | ZDB-35-WEL |
| ctrlnum | (ZDB-35-WEL)5263943 (OCoLC)1141149500 (DE-599)BVBBV046418239 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02121nmm a2200421zc 4500</leader><controlfield tag="001">BV046418239</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">200211s1995 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470546376</subfield><subfield code="9">978-0-470-54637-6</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1109/9780470546376</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-35-WEL)5263943</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1141149500</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV046418239</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-92</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Sherwani, N. A. , (Naveed A.)</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Routing in the third dimension</subfield><subfield code="b">from VLSI chips to MCMs</subfield><subfield code="c">Naveed A. Sherwani, Siddharth Bhingarde, Anand Panyam</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Piscataway, New Jersey</subfield><subfield code="b">IEEE Press</subfield><subfield code="c">c1995</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Resource (xviii, 358 pages)</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Description based on PDF viewed 12/21/2015</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This key text addresses the complex computer chips of tomorrow which will consist of several layers of metal interconnect, making the interconnect within a chip or a multichip module a three dimensional problem. You'll find an insightful approach to the algorithmic, cell design issues in chip and MCM routing with an emphasis on techniques for eliminating routing area</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Multichip modules (Microelectronics)</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Bhingarde, Siddharth</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Panyam, Anand</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9780780310896</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5263943</subfield><subfield code="x">Aggregator</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-35-WEL</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-031830711</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5263943</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-35-WEL</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5263943</subfield><subfield code="l">FHN01</subfield><subfield code="p">ZDB-35-WEL</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV046418239 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T08:44:05Z |
| institution | BVB |
| isbn | 9780470546376 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-031830711 |
| oclc_num | 1141149500 |
| open_access_boolean | |
| owner | DE-573 DE-92 |
| owner_facet | DE-573 DE-92 |
| physical | 1 Online-Resource (xviii, 358 pages) illustrations |
| psigel | ZDB-35-WEL |
| publishDate | 1995 |
| publishDateSearch | 1995 |
| publishDateSort | 1995 |
| publisher | IEEE Press |
| record_format | marc |
| spelling | Sherwani, N. A. , (Naveed A.) Verfasser aut Routing in the third dimension from VLSI chips to MCMs Naveed A. Sherwani, Siddharth Bhingarde, Anand Panyam Piscataway, New Jersey IEEE Press c1995 1 Online-Resource (xviii, 358 pages) illustrations txt rdacontent c rdamedia cr rdacarrier Description based on PDF viewed 12/21/2015 This key text addresses the complex computer chips of tomorrow which will consist of several layers of metal interconnect, making the interconnect within a chip or a multichip module a three dimensional problem. You'll find an insightful approach to the algorithmic, cell design issues in chip and MCM routing with an emphasis on techniques for eliminating routing area Integrated circuits Very large scale integration Computer-aided design Multichip modules (Microelectronics) Computer-aided design Bhingarde, Siddharth Sonstige oth Panyam, Anand Sonstige oth Erscheint auch als Druck-Ausgabe 9780780310896 https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5263943 Aggregator URL des Erstveröffentlichers Volltext |
| spellingShingle | Sherwani, N. A. , (Naveed A.) Routing in the third dimension from VLSI chips to MCMs Integrated circuits Very large scale integration Computer-aided design Multichip modules (Microelectronics) Computer-aided design |
| title | Routing in the third dimension from VLSI chips to MCMs |
| title_auth | Routing in the third dimension from VLSI chips to MCMs |
| title_exact_search | Routing in the third dimension from VLSI chips to MCMs |
| title_full | Routing in the third dimension from VLSI chips to MCMs Naveed A. Sherwani, Siddharth Bhingarde, Anand Panyam |
| title_fullStr | Routing in the third dimension from VLSI chips to MCMs Naveed A. Sherwani, Siddharth Bhingarde, Anand Panyam |
| title_full_unstemmed | Routing in the third dimension from VLSI chips to MCMs Naveed A. Sherwani, Siddharth Bhingarde, Anand Panyam |
| title_short | Routing in the third dimension |
| title_sort | routing in the third dimension from vlsi chips to mcms |
| title_sub | from VLSI chips to MCMs |
| topic | Integrated circuits Very large scale integration Computer-aided design Multichip modules (Microelectronics) Computer-aided design |
| topic_facet | Integrated circuits Very large scale integration Computer-aided design Multichip modules (Microelectronics) Computer-aided design |
| url | https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5263943 |
| work_keys_str_mv | AT sherwaninanaveeda routinginthethirddimensionfromvlsichipstomcms AT bhingardesiddharth routinginthethirddimensionfromvlsichipstomcms AT panyamanand routinginthethirddimensionfromvlsichipstomcms |