Co-verification of hardware and software for ARM SoC design:
Hardware/software co-verification is how to make sure that embedded system software works correctly with the hardware, and that the hardware has been properly designed to run the software successfully -before large sums are spent on prototypes or manufacturing. This is the first book to apply this v...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Amsterdam Boston
Elsevier
© 2005
|
Schriftenreihe: | Embedded technology series
|
Schlagworte: | |
Online-Zugang: | FLA01 URL des Erstveröffentlichers |
Zusammenfassung: | Hardware/software co-verification is how to make sure that embedded system software works correctly with the hardware, and that the hardware has been properly designed to run the software successfully -before large sums are spent on prototypes or manufacturing. This is the first book to apply this verification technique to the rapidly growing field of embedded systems-on-a-chip(SoC). As traditional embedded system design evolves into single-chip design, embedded engineers must be armed with the necessary information to make educated decisions about which tools and methodology to deploy. SoC verification requires a mix of expertise from the disciplines of microprocessor and computer architecture, logic design and simulation, and C and Assembly language embedded software. Until now, the relevant information on how it all fits together has not been available. Andrews, a recognized expert, provides in-depth information about how co-verification really works, how to be successful using it, and pitfalls to avoid. He illustrates these concepts using concrete examples with the ARM core - a technology that has the dominant market share in embedded system product design. The companion CD-ROM contains all source code used in the design examples, a searchable e-book version, and useful design tools. * The only book on verification for systems-on-a-chip (SoC) on the market * Will save engineers and their companies time and money by showing them how to speed up the testing process, while still avoiding costly mistakes * Design examples use the ARM core, the dominant technology in SoC, and all the source code is included on the accompanying CD-Rom, so engineers can easily use it in their own designs |
Beschreibung: | Includes index |
Beschreibung: | 1 online resource (xxiii, 260 pages) illustrations |
ISBN: | 9780750677301 0750677309 0080476902 9780080476902 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV046124217 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 190827s2005 |||| o||u| ||||||eng d | ||
020 | |a 9780750677301 |9 978-0-7506-7730-1 | ||
020 | |a 0750677309 |9 0-7506-7730-9 | ||
020 | |a 0080476902 |9 0-08-047690-2 | ||
020 | |a 9780080476902 |9 978-0-08-047690-2 | ||
035 | |a (ZDB-33-ESD)ocn162592786 | ||
035 | |a (OCoLC)162592786 | ||
035 | |a (DE-599)BVBBV046124217 | ||
040 | |a DE-604 |b ger |e rda | ||
041 | 0 | |a eng | |
082 | 0 | |a 005.1/4 |2 22 | |
100 | 1 | |a Andrews, Jason R. |e Verfasser |4 aut | |
245 | 1 | 0 | |a Co-verification of hardware and software for ARM SoC design |c by Jason R. Andrews |
264 | 1 | |a Amsterdam |a Boston |b Elsevier |c © 2005 | |
300 | |a 1 online resource (xxiii, 260 pages) |b illustrations | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
490 | 0 | |a Embedded technology series | |
500 | |a Includes index | ||
520 | |a Hardware/software co-verification is how to make sure that embedded system software works correctly with the hardware, and that the hardware has been properly designed to run the software successfully -before large sums are spent on prototypes or manufacturing. This is the first book to apply this verification technique to the rapidly growing field of embedded systems-on-a-chip(SoC). As traditional embedded system design evolves into single-chip design, embedded engineers must be armed with the necessary information to make educated decisions about which tools and methodology to deploy. SoC verification requires a mix of expertise from the disciplines of microprocessor and computer architecture, logic design and simulation, and C and Assembly language embedded software. Until now, the relevant information on how it all fits together has not been available. Andrews, a recognized expert, provides in-depth information about how co-verification really works, how to be successful using it, and pitfalls to avoid. He illustrates these concepts using concrete examples with the ARM core - a technology that has the dominant market share in embedded system product design. The companion CD-ROM contains all source code used in the design examples, a searchable e-book version, and useful design tools. * The only book on verification for systems-on-a-chip (SoC) on the market * Will save engineers and their companies time and money by showing them how to speed up the testing process, while still avoiding costly mistakes * Design examples use the ARM core, the dominant technology in SoC, and all the source code is included on the accompanying CD-Rom, so engineers can easily use it in their own designs | ||
650 | 4 | |a Circuits intégrés / Vérification | |
650 | 4 | |a Logiciels / Vérification | |
650 | 4 | |a Systèmes sur une puce | |
650 | 7 | |a Computer software / Verification |2 fast | |
650 | 7 | |a Integrated circuits / Verification |2 fast | |
650 | 7 | |a Systems on a chip |2 fast | |
650 | 4 | |a Integrated circuits |x Verification | |
650 | 4 | |a Computer software |x Verification | |
650 | 4 | |a Systems on a chip | |
856 | 4 | 0 | |u http://www.sciencedirect.com/science/book/9780750677301 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
912 | |a ZDB-33-ESD | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-031504669 | ||
966 | e | |u http://www.sciencedirect.com/science/book/9780750677301 |l FLA01 |p ZDB-33-ESD |q FLA_PDA_ESD |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804180441994887168 |
---|---|
any_adam_object | |
author | Andrews, Jason R. |
author_facet | Andrews, Jason R. |
author_role | aut |
author_sort | Andrews, Jason R. |
author_variant | j r a jr jra |
building | Verbundindex |
bvnumber | BV046124217 |
collection | ZDB-33-ESD |
ctrlnum | (ZDB-33-ESD)ocn162592786 (OCoLC)162592786 (DE-599)BVBBV046124217 |
dewey-full | 005.1/4 |
dewey-hundreds | 000 - Computer science, information, general works |
dewey-ones | 005 - Computer programming, programs, data, security |
dewey-raw | 005.1/4 |
dewey-search | 005.1/4 |
dewey-sort | 15.1 14 |
dewey-tens | 000 - Computer science, information, general works |
discipline | Informatik |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03457nmm a2200481zc 4500</leader><controlfield tag="001">BV046124217</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">190827s2005 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780750677301</subfield><subfield code="9">978-0-7506-7730-1</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0750677309</subfield><subfield code="9">0-7506-7730-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0080476902</subfield><subfield code="9">0-08-047690-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780080476902</subfield><subfield code="9">978-0-08-047690-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-33-ESD)ocn162592786</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)162592786</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV046124217</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">005.1/4</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Andrews, Jason R.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Co-verification of hardware and software for ARM SoC design</subfield><subfield code="c">by Jason R. Andrews</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="a">Boston</subfield><subfield code="b">Elsevier</subfield><subfield code="c">© 2005</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (xxiii, 260 pages)</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Embedded technology series</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes index</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Hardware/software co-verification is how to make sure that embedded system software works correctly with the hardware, and that the hardware has been properly designed to run the software successfully -before large sums are spent on prototypes or manufacturing. This is the first book to apply this verification technique to the rapidly growing field of embedded systems-on-a-chip(SoC). As traditional embedded system design evolves into single-chip design, embedded engineers must be armed with the necessary information to make educated decisions about which tools and methodology to deploy. SoC verification requires a mix of expertise from the disciplines of microprocessor and computer architecture, logic design and simulation, and C and Assembly language embedded software. Until now, the relevant information on how it all fits together has not been available. Andrews, a recognized expert, provides in-depth information about how co-verification really works, how to be successful using it, and pitfalls to avoid. He illustrates these concepts using concrete examples with the ARM core - a technology that has the dominant market share in embedded system product design. The companion CD-ROM contains all source code used in the design examples, a searchable e-book version, and useful design tools. * The only book on verification for systems-on-a-chip (SoC) on the market * Will save engineers and their companies time and money by showing them how to speed up the testing process, while still avoiding costly mistakes * Design examples use the ARM core, the dominant technology in SoC, and all the source code is included on the accompanying CD-Rom, so engineers can easily use it in their own designs</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés / Vérification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logiciels / Vérification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systèmes sur une puce</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer software / Verification</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits / Verification</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Systems on a chip</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer software</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems on a chip</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://www.sciencedirect.com/science/book/9780750677301</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-33-ESD</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-031504669</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://www.sciencedirect.com/science/book/9780750677301</subfield><subfield code="l">FLA01</subfield><subfield code="p">ZDB-33-ESD</subfield><subfield code="q">FLA_PDA_ESD</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV046124217 |
illustrated | Illustrated |
indexdate | 2024-07-10T08:35:49Z |
institution | BVB |
isbn | 9780750677301 0750677309 0080476902 9780080476902 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-031504669 |
oclc_num | 162592786 |
open_access_boolean | |
physical | 1 online resource (xxiii, 260 pages) illustrations |
psigel | ZDB-33-ESD ZDB-33-ESD FLA_PDA_ESD |
publishDate | 2005 |
publishDateSearch | 2005 |
publishDateSort | 2005 |
publisher | Elsevier |
record_format | marc |
series2 | Embedded technology series |
spelling | Andrews, Jason R. Verfasser aut Co-verification of hardware and software for ARM SoC design by Jason R. Andrews Amsterdam Boston Elsevier © 2005 1 online resource (xxiii, 260 pages) illustrations txt rdacontent c rdamedia cr rdacarrier Embedded technology series Includes index Hardware/software co-verification is how to make sure that embedded system software works correctly with the hardware, and that the hardware has been properly designed to run the software successfully -before large sums are spent on prototypes or manufacturing. This is the first book to apply this verification technique to the rapidly growing field of embedded systems-on-a-chip(SoC). As traditional embedded system design evolves into single-chip design, embedded engineers must be armed with the necessary information to make educated decisions about which tools and methodology to deploy. SoC verification requires a mix of expertise from the disciplines of microprocessor and computer architecture, logic design and simulation, and C and Assembly language embedded software. Until now, the relevant information on how it all fits together has not been available. Andrews, a recognized expert, provides in-depth information about how co-verification really works, how to be successful using it, and pitfalls to avoid. He illustrates these concepts using concrete examples with the ARM core - a technology that has the dominant market share in embedded system product design. The companion CD-ROM contains all source code used in the design examples, a searchable e-book version, and useful design tools. * The only book on verification for systems-on-a-chip (SoC) on the market * Will save engineers and their companies time and money by showing them how to speed up the testing process, while still avoiding costly mistakes * Design examples use the ARM core, the dominant technology in SoC, and all the source code is included on the accompanying CD-Rom, so engineers can easily use it in their own designs Circuits intégrés / Vérification Logiciels / Vérification Systèmes sur une puce Computer software / Verification fast Integrated circuits / Verification fast Systems on a chip fast Integrated circuits Verification Computer software Verification Systems on a chip http://www.sciencedirect.com/science/book/9780750677301 Verlag URL des Erstveröffentlichers Volltext |
spellingShingle | Andrews, Jason R. Co-verification of hardware and software for ARM SoC design Circuits intégrés / Vérification Logiciels / Vérification Systèmes sur une puce Computer software / Verification fast Integrated circuits / Verification fast Systems on a chip fast Integrated circuits Verification Computer software Verification Systems on a chip |
title | Co-verification of hardware and software for ARM SoC design |
title_auth | Co-verification of hardware and software for ARM SoC design |
title_exact_search | Co-verification of hardware and software for ARM SoC design |
title_full | Co-verification of hardware and software for ARM SoC design by Jason R. Andrews |
title_fullStr | Co-verification of hardware and software for ARM SoC design by Jason R. Andrews |
title_full_unstemmed | Co-verification of hardware and software for ARM SoC design by Jason R. Andrews |
title_short | Co-verification of hardware and software for ARM SoC design |
title_sort | co verification of hardware and software for arm soc design |
topic | Circuits intégrés / Vérification Logiciels / Vérification Systèmes sur une puce Computer software / Verification fast Integrated circuits / Verification fast Systems on a chip fast Integrated circuits Verification Computer software Verification Systems on a chip |
topic_facet | Circuits intégrés / Vérification Logiciels / Vérification Systèmes sur une puce Computer software / Verification Integrated circuits / Verification Systems on a chip Integrated circuits Verification Computer software Verification |
url | http://www.sciencedirect.com/science/book/9780750677301 |
work_keys_str_mv | AT andrewsjasonr coverificationofhardwareandsoftwareforarmsocdesign |