Reversible logic circuits:
Gespeichert in:
| Format: | Elektronisch E-Book |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
Hauppauge, New York
Nova Science Publisher's, Inc.
[2015]
|
| Schriftenreihe: | Electrical engineering developments series
|
| Schlagworte: | |
| Beschreibung: | Includes index Print version record |
| Beschreibung: | 1 online resource (viii, 182 pages) |
| ISBN: | 9781634636261 1634636260 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV045345646 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 181206s2015 |||| o||u| ||||||eng d | ||
| 020 | |a 9781634636261 |9 978-1-63463-626-1 | ||
| 020 | |a 1634636260 |9 1-63463-626-0 | ||
| 035 | |a (ZDB-4-ENC)ocn907468752 | ||
| 035 | |a (OCoLC)907468752 | ||
| 035 | |a (DE-599)BVBBV045345646 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 621.39/5 |2 23 | |
| 245 | 1 | 0 | |a Reversible logic circuits |c editors, Ri-Gui Zhou and Naihuan Jing |
| 264 | 1 | |a Hauppauge, New York |b Nova Science Publisher's, Inc. |c [2015] | |
| 300 | |a 1 online resource (viii, 182 pages) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 490 | 0 | |a Electrical engineering developments series | |
| 500 | |a Includes index | ||
| 500 | |a Print version record | ||
| 505 | 8 | |a In the conventional combination of logic circuits, energy loss is an important consideration. Research on reversible logic circuits are of interest to power minimization having applications in low power CMOS design, DNA computing, bioinformatics, nanotechnology, information security and so on. In this book, a novel reversible quantum full adder, reversible BCD adder, subtraction and quantum No-Wait-Carry adder and a novel reversible quantum array multiplier is introduced. At the same time, the model of this array multiplier based on CMOS technology and pass-transistor is also discussed. Revers | |
| 650 | 7 | |a Logic circuits |2 fast | |
| 650 | 7 | |a Reversible computing |2 fast | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING / Mechanical |2 bisacsh | |
| 650 | 4 | |a Logic circuits |a Reversible computing | |
| 700 | 1 | |a Zhou, Ri-Gui |e Sonstige |4 oth | |
| 700 | 1 | |a Jing, Naihuan |e Sonstige |4 oth | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |t Reversible logic circuit |z 9781634634212 |
| 912 | |a ZDB-4-ENC | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030732349 | ||
Datensatz im Suchindex
| _version_ | 1804179166708367360 |
|---|---|
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV045345646 |
| collection | ZDB-4-ENC |
| contents | In the conventional combination of logic circuits, energy loss is an important consideration. Research on reversible logic circuits are of interest to power minimization having applications in low power CMOS design, DNA computing, bioinformatics, nanotechnology, information security and so on. In this book, a novel reversible quantum full adder, reversible BCD adder, subtraction and quantum No-Wait-Carry adder and a novel reversible quantum array multiplier is introduced. At the same time, the model of this array multiplier based on CMOS technology and pass-transistor is also discussed. Revers |
| ctrlnum | (ZDB-4-ENC)ocn907468752 (OCoLC)907468752 (DE-599)BVBBV045345646 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01962nmm a2200409zc 4500</leader><controlfield tag="001">BV045345646</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">181206s2015 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781634636261</subfield><subfield code="9">978-1-63463-626-1</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1634636260</subfield><subfield code="9">1-63463-626-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-4-ENC)ocn907468752</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)907468752</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045345646</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">23</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Reversible logic circuits</subfield><subfield code="c">editors, Ri-Gui Zhou and Naihuan Jing</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Hauppauge, New York</subfield><subfield code="b">Nova Science Publisher's, Inc.</subfield><subfield code="c">[2015]</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (viii, 182 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Electrical engineering developments series</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Print version record</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">In the conventional combination of logic circuits, energy loss is an important consideration. Research on reversible logic circuits are of interest to power minimization having applications in low power CMOS design, DNA computing, bioinformatics, nanotechnology, information security and so on. In this book, a novel reversible quantum full adder, reversible BCD adder, subtraction and quantum No-Wait-Carry adder and a novel reversible quantum array multiplier is introduced. At the same time, the model of this array multiplier based on CMOS technology and pass-transistor is also discussed. Revers</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logic circuits</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Reversible computing</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING / Mechanical</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic circuits</subfield><subfield code="a">Reversible computing</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Zhou, Ri-Gui</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Jing, Naihuan</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="t">Reversible logic circuit</subfield><subfield code="z">9781634634212</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-ENC</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030732349</subfield></datafield></record></collection> |
| id | DE-604.BV045345646 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T08:15:33Z |
| institution | BVB |
| isbn | 9781634636261 1634636260 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030732349 |
| oclc_num | 907468752 |
| open_access_boolean | |
| physical | 1 online resource (viii, 182 pages) |
| psigel | ZDB-4-ENC |
| publishDate | 2015 |
| publishDateSearch | 2015 |
| publishDateSort | 2015 |
| publisher | Nova Science Publisher's, Inc. |
| record_format | marc |
| series2 | Electrical engineering developments series |
| spelling | Reversible logic circuits editors, Ri-Gui Zhou and Naihuan Jing Hauppauge, New York Nova Science Publisher's, Inc. [2015] 1 online resource (viii, 182 pages) txt rdacontent c rdamedia cr rdacarrier Electrical engineering developments series Includes index Print version record In the conventional combination of logic circuits, energy loss is an important consideration. Research on reversible logic circuits are of interest to power minimization having applications in low power CMOS design, DNA computing, bioinformatics, nanotechnology, information security and so on. In this book, a novel reversible quantum full adder, reversible BCD adder, subtraction and quantum No-Wait-Carry adder and a novel reversible quantum array multiplier is introduced. At the same time, the model of this array multiplier based on CMOS technology and pass-transistor is also discussed. Revers Logic circuits fast Reversible computing fast TECHNOLOGY & ENGINEERING / Mechanical bisacsh Logic circuits Reversible computing Zhou, Ri-Gui Sonstige oth Jing, Naihuan Sonstige oth Erscheint auch als Druck-Ausgabe Reversible logic circuit 9781634634212 |
| spellingShingle | Reversible logic circuits In the conventional combination of logic circuits, energy loss is an important consideration. Research on reversible logic circuits are of interest to power minimization having applications in low power CMOS design, DNA computing, bioinformatics, nanotechnology, information security and so on. In this book, a novel reversible quantum full adder, reversible BCD adder, subtraction and quantum No-Wait-Carry adder and a novel reversible quantum array multiplier is introduced. At the same time, the model of this array multiplier based on CMOS technology and pass-transistor is also discussed. Revers Logic circuits fast Reversible computing fast TECHNOLOGY & ENGINEERING / Mechanical bisacsh Logic circuits Reversible computing |
| title | Reversible logic circuits |
| title_auth | Reversible logic circuits |
| title_exact_search | Reversible logic circuits |
| title_full | Reversible logic circuits editors, Ri-Gui Zhou and Naihuan Jing |
| title_fullStr | Reversible logic circuits editors, Ri-Gui Zhou and Naihuan Jing |
| title_full_unstemmed | Reversible logic circuits editors, Ri-Gui Zhou and Naihuan Jing |
| title_short | Reversible logic circuits |
| title_sort | reversible logic circuits |
| topic | Logic circuits fast Reversible computing fast TECHNOLOGY & ENGINEERING / Mechanical bisacsh Logic circuits Reversible computing |
| topic_facet | Logic circuits Reversible computing TECHNOLOGY & ENGINEERING / Mechanical Logic circuits Reversible computing |
| work_keys_str_mv | AT zhourigui reversiblelogiccircuits AT jingnaihuan reversiblelogiccircuits |