ESD: design and synthesis
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Chichester, West Sussex, U.K.
Wiley
2011
|
| Schriftenreihe: | ESD series
|
| Schlagworte: | |
| Beschreibung: | Print version record |
| Beschreibung: | 1 online resource (xx, 270 pages) illustrations |
| ISBN: | 9781119991144 1119991145 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV045344628 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 181206s2011 |||| o||u| ||||||eng d | ||
| 020 | |a 9781119991144 |9 978-1-119-99114-4 | ||
| 020 | |a 1119991145 |9 1-119-99114-5 | ||
| 035 | |a (ZDB-4-ENC)ocn764691581 | ||
| 035 | |a (OCoLC)764691581 | ||
| 035 | |a (DE-599)BVBBV045344628 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 621.3815/2 |2 22 | |
| 100 | 1 | |a Voldman, Steven H. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a ESD |b design and synthesis |c Steven H. Voldman |
| 264 | 1 | |a Chichester, West Sussex, U.K. |b Wiley |c 2011 | |
| 300 | |a 1 online resource (xx, 270 pages) |b illustrations | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 490 | 0 | |a ESD series | |
| 500 | |a Print version record | ||
| 505 | 8 | |a "The book focuses on both fundamentals of ESD design to construct and integrate a semiconductor chip. It enables ESD engineers to build better products by exploring six key areas- 1) ESD design synthesis 2) I/O design and integration 3) semiconductor chip architecture 4) floor planning 5) power bus design and 6) ESD power clamps. The book is well organised and uses a top down approach, starting by looking at the basics. It takes a look at design synthesis, floor planning and ESD design issues. The book analyses the synthesis of device elements, also the synthesis of ESD circuits and functional circuits. In Chapter 5, the synthesis of ESD power clamps is described, followed by coverage on synthesis of power rails with I/O, ESD and pads in Chapter 6. The integration of special function circuits and special issues is helpfully included in the book before more broad ESD design methodioligies are outlined. The important areas of design rule checking, along with design verification methods, are looked at towards the end of the book, and the last chapter provides the reader with knowledge about useful design tools. In many ways this text is unique. There is currently no other book on the market that addresses ESD design synthesis and its relationaship to the characterisation of test structures and technologies. Focuses on practical design techniques, providing good design practices and rules contains essential information on chip floor-planning and architecture that has not been published in a single book before covers up-to-date technology benchmarking and characterisation uses state-of-the-art examples with detailed discussion includes end-of-chapter design and integration problems"-- | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING / Electronics / Circuits / General |2 bisacsh | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING / Electronics / Semiconductors |2 bisacsh | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING / Electronics / Solid State |2 bisacsh | |
| 650 | 7 | |a Analog electronic systems / Design and construction |2 fast | |
| 650 | 7 | |a Electrostatics |2 fast | |
| 650 | 7 | |a Integrated circuits / Protection |2 fast | |
| 650 | 7 | |a Semiconductors / Protection |2 fast | |
| 650 | 4 | |a Semiconductors |x Protection |a Integrated circuits |x Protection |a Electrostatics |a Analog electronic systems |x Design and construction | |
| 650 | 0 | 7 | |a Schutzschaltung |0 (DE-588)4180279-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Elektrostatische Entladung |0 (DE-588)4401020-5 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Elektrostatische Entladung |0 (DE-588)4401020-5 |D s |
| 689 | 0 | 1 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
| 689 | 0 | 2 | |a Schutzschaltung |0 (DE-588)4180279-2 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |a Voldman, Steven H. |t ESD. |d Chichester, West Sussex, U.K. : Wiley, 2011 |z 9780470685716 |
| 912 | |a ZDB-4-ENC | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030731332 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804179164572418048 |
|---|---|
| any_adam_object | |
| author | Voldman, Steven H. |
| author_facet | Voldman, Steven H. |
| author_role | aut |
| author_sort | Voldman, Steven H. |
| author_variant | s h v sh shv |
| building | Verbundindex |
| bvnumber | BV045344628 |
| collection | ZDB-4-ENC |
| contents | "The book focuses on both fundamentals of ESD design to construct and integrate a semiconductor chip. It enables ESD engineers to build better products by exploring six key areas- 1) ESD design synthesis 2) I/O design and integration 3) semiconductor chip architecture 4) floor planning 5) power bus design and 6) ESD power clamps. The book is well organised and uses a top down approach, starting by looking at the basics. It takes a look at design synthesis, floor planning and ESD design issues. The book analyses the synthesis of device elements, also the synthesis of ESD circuits and functional circuits. In Chapter 5, the synthesis of ESD power clamps is described, followed by coverage on synthesis of power rails with I/O, ESD and pads in Chapter 6. The integration of special function circuits and special issues is helpfully included in the book before more broad ESD design methodioligies are outlined. The important areas of design rule checking, along with design verification methods, are looked at towards the end of the book, and the last chapter provides the reader with knowledge about useful design tools. In many ways this text is unique. There is currently no other book on the market that addresses ESD design synthesis and its relationaship to the characterisation of test structures and technologies. Focuses on practical design techniques, providing good design practices and rules contains essential information on chip floor-planning and architecture that has not been published in a single book before covers up-to-date technology benchmarking and characterisation uses state-of-the-art examples with detailed discussion includes end-of-chapter design and integration problems"-- |
| ctrlnum | (ZDB-4-ENC)ocn764691581 (OCoLC)764691581 (DE-599)BVBBV045344628 |
| dewey-full | 621.3815/2 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815/2 |
| dewey-search | 621.3815/2 |
| dewey-sort | 3621.3815 12 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03908nmm a2200529zc 4500</leader><controlfield tag="001">BV045344628</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">181206s2011 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781119991144</subfield><subfield code="9">978-1-119-99114-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1119991145</subfield><subfield code="9">1-119-99114-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-4-ENC)ocn764691581</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)764691581</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045344628</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815/2</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Voldman, Steven H.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">ESD</subfield><subfield code="b">design and synthesis</subfield><subfield code="c">Steven H. Voldman</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Chichester, West Sussex, U.K.</subfield><subfield code="b">Wiley</subfield><subfield code="c">2011</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (xx, 270 pages)</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">ESD series</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Print version record</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">"The book focuses on both fundamentals of ESD design to construct and integrate a semiconductor chip. It enables ESD engineers to build better products by exploring six key areas- 1) ESD design synthesis 2) I/O design and integration 3) semiconductor chip architecture 4) floor planning 5) power bus design and 6) ESD power clamps. The book is well organised and uses a top down approach, starting by looking at the basics. It takes a look at design synthesis, floor planning and ESD design issues. The book analyses the synthesis of device elements, also the synthesis of ESD circuits and functional circuits. In Chapter 5, the synthesis of ESD power clamps is described, followed by coverage on synthesis of power rails with I/O, ESD and pads in Chapter 6. The integration of special function circuits and special issues is helpfully included in the book before more broad ESD design methodioligies are outlined. The important areas of design rule checking, along with design verification methods, are looked at towards the end of the book, and the last chapter provides the reader with knowledge about useful design tools. In many ways this text is unique. There is currently no other book on the market that addresses ESD design synthesis and its relationaship to the characterisation of test structures and technologies. Focuses on practical design techniques, providing good design practices and rules contains essential information on chip floor-planning and architecture that has not been published in a single book before covers up-to-date technology benchmarking and characterisation uses state-of-the-art examples with detailed discussion includes end-of-chapter design and integration problems"--</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING / Electronics / Circuits / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING / Electronics / Semiconductors</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING / Electronics / Solid State</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Analog electronic systems / Design and construction</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Electrostatics</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits / Protection</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Semiconductors / Protection</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Semiconductors</subfield><subfield code="x">Protection</subfield><subfield code="a">Integrated circuits</subfield><subfield code="x">Protection</subfield><subfield code="a">Electrostatics</subfield><subfield code="a">Analog electronic systems</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schutzschaltung</subfield><subfield code="0">(DE-588)4180279-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Elektrostatische Entladung</subfield><subfield code="0">(DE-588)4401020-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Elektrostatische Entladung</subfield><subfield code="0">(DE-588)4401020-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Schutzschaltung</subfield><subfield code="0">(DE-588)4180279-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="a">Voldman, Steven H.</subfield><subfield code="t">ESD.</subfield><subfield code="d">Chichester, West Sussex, U.K. : Wiley, 2011</subfield><subfield code="z">9780470685716</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-ENC</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030731332</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV045344628 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T08:15:31Z |
| institution | BVB |
| isbn | 9781119991144 1119991145 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030731332 |
| oclc_num | 764691581 |
| open_access_boolean | |
| physical | 1 online resource (xx, 270 pages) illustrations |
| psigel | ZDB-4-ENC |
| publishDate | 2011 |
| publishDateSearch | 2011 |
| publishDateSort | 2011 |
| publisher | Wiley |
| record_format | marc |
| series2 | ESD series |
| spelling | Voldman, Steven H. Verfasser aut ESD design and synthesis Steven H. Voldman Chichester, West Sussex, U.K. Wiley 2011 1 online resource (xx, 270 pages) illustrations txt rdacontent c rdamedia cr rdacarrier ESD series Print version record "The book focuses on both fundamentals of ESD design to construct and integrate a semiconductor chip. It enables ESD engineers to build better products by exploring six key areas- 1) ESD design synthesis 2) I/O design and integration 3) semiconductor chip architecture 4) floor planning 5) power bus design and 6) ESD power clamps. The book is well organised and uses a top down approach, starting by looking at the basics. It takes a look at design synthesis, floor planning and ESD design issues. The book analyses the synthesis of device elements, also the synthesis of ESD circuits and functional circuits. In Chapter 5, the synthesis of ESD power clamps is described, followed by coverage on synthesis of power rails with I/O, ESD and pads in Chapter 6. The integration of special function circuits and special issues is helpfully included in the book before more broad ESD design methodioligies are outlined. The important areas of design rule checking, along with design verification methods, are looked at towards the end of the book, and the last chapter provides the reader with knowledge about useful design tools. In many ways this text is unique. There is currently no other book on the market that addresses ESD design synthesis and its relationaship to the characterisation of test structures and technologies. Focuses on practical design techniques, providing good design practices and rules contains essential information on chip floor-planning and architecture that has not been published in a single book before covers up-to-date technology benchmarking and characterisation uses state-of-the-art examples with detailed discussion includes end-of-chapter design and integration problems"-- TECHNOLOGY & ENGINEERING / Electronics / Circuits / General bisacsh TECHNOLOGY & ENGINEERING / Electronics / Semiconductors bisacsh TECHNOLOGY & ENGINEERING / Electronics / Solid State bisacsh Analog electronic systems / Design and construction fast Electrostatics fast Integrated circuits / Protection fast Semiconductors / Protection fast Semiconductors Protection Integrated circuits Protection Electrostatics Analog electronic systems Design and construction Schutzschaltung (DE-588)4180279-2 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Elektrostatische Entladung (DE-588)4401020-5 gnd rswk-swf Elektrostatische Entladung (DE-588)4401020-5 s Integrierte Schaltung (DE-588)4027242-4 s Schutzschaltung (DE-588)4180279-2 s 1\p DE-604 Erscheint auch als Druck-Ausgabe Voldman, Steven H. ESD. Chichester, West Sussex, U.K. : Wiley, 2011 9780470685716 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Voldman, Steven H. ESD design and synthesis "The book focuses on both fundamentals of ESD design to construct and integrate a semiconductor chip. It enables ESD engineers to build better products by exploring six key areas- 1) ESD design synthesis 2) I/O design and integration 3) semiconductor chip architecture 4) floor planning 5) power bus design and 6) ESD power clamps. The book is well organised and uses a top down approach, starting by looking at the basics. It takes a look at design synthesis, floor planning and ESD design issues. The book analyses the synthesis of device elements, also the synthesis of ESD circuits and functional circuits. In Chapter 5, the synthesis of ESD power clamps is described, followed by coverage on synthesis of power rails with I/O, ESD and pads in Chapter 6. The integration of special function circuits and special issues is helpfully included in the book before more broad ESD design methodioligies are outlined. The important areas of design rule checking, along with design verification methods, are looked at towards the end of the book, and the last chapter provides the reader with knowledge about useful design tools. In many ways this text is unique. There is currently no other book on the market that addresses ESD design synthesis and its relationaship to the characterisation of test structures and technologies. Focuses on practical design techniques, providing good design practices and rules contains essential information on chip floor-planning and architecture that has not been published in a single book before covers up-to-date technology benchmarking and characterisation uses state-of-the-art examples with detailed discussion includes end-of-chapter design and integration problems"-- TECHNOLOGY & ENGINEERING / Electronics / Circuits / General bisacsh TECHNOLOGY & ENGINEERING / Electronics / Semiconductors bisacsh TECHNOLOGY & ENGINEERING / Electronics / Solid State bisacsh Analog electronic systems / Design and construction fast Electrostatics fast Integrated circuits / Protection fast Semiconductors / Protection fast Semiconductors Protection Integrated circuits Protection Electrostatics Analog electronic systems Design and construction Schutzschaltung (DE-588)4180279-2 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Elektrostatische Entladung (DE-588)4401020-5 gnd |
| subject_GND | (DE-588)4180279-2 (DE-588)4027242-4 (DE-588)4401020-5 |
| title | ESD design and synthesis |
| title_auth | ESD design and synthesis |
| title_exact_search | ESD design and synthesis |
| title_full | ESD design and synthesis Steven H. Voldman |
| title_fullStr | ESD design and synthesis Steven H. Voldman |
| title_full_unstemmed | ESD design and synthesis Steven H. Voldman |
| title_short | ESD |
| title_sort | esd design and synthesis |
| title_sub | design and synthesis |
| topic | TECHNOLOGY & ENGINEERING / Electronics / Circuits / General bisacsh TECHNOLOGY & ENGINEERING / Electronics / Semiconductors bisacsh TECHNOLOGY & ENGINEERING / Electronics / Solid State bisacsh Analog electronic systems / Design and construction fast Electrostatics fast Integrated circuits / Protection fast Semiconductors / Protection fast Semiconductors Protection Integrated circuits Protection Electrostatics Analog electronic systems Design and construction Schutzschaltung (DE-588)4180279-2 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Elektrostatische Entladung (DE-588)4401020-5 gnd |
| topic_facet | TECHNOLOGY & ENGINEERING / Electronics / Circuits / General TECHNOLOGY & ENGINEERING / Electronics / Semiconductors TECHNOLOGY & ENGINEERING / Electronics / Solid State Analog electronic systems / Design and construction Electrostatics Integrated circuits / Protection Semiconductors / Protection Semiconductors Protection Integrated circuits Protection Electrostatics Analog electronic systems Design and construction Schutzschaltung Integrierte Schaltung Elektrostatische Entladung |
| work_keys_str_mv | AT voldmanstevenh esddesignandsynthesis |