Verification of systems and circuits using LOTOS, Petri Nets, and CCS:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Hoboken, N.J.
Wiley-Interscience
2008
|
Schriftenreihe: | Wiley series on parallel and distributed computing
|
Schlagworte: | |
Beschreibung: | Print version record |
Beschreibung: | 1 online resource (xv, 231 pages) illustrations |
ISBN: | 9780470253397 0470253398 9780470253410 047025341X |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV045343659 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 181206s2008 |||| o||u| ||||||eng d | ||
015 | |a GBA806238 |2 dnb | ||
020 | |a 9780470253397 |9 978-0-470-25339-7 | ||
020 | |a 0470253398 |9 0-470-25339-8 | ||
020 | |a 9780470253410 |9 978-0-470-25341-0 | ||
020 | |a 047025341X |9 0-470-25341-X | ||
035 | |a (ZDB-4-ENC)ocn608623935 | ||
035 | |a (OCoLC)608623935 | ||
035 | |a (DE-599)BVBBV045343659 | ||
040 | |a DE-604 |b ger |e rda | ||
041 | 0 | |a eng | |
082 | 0 | |a 621.3815/48 |2 22 | |
100 | 1 | |a Yoeli, Michael |d 1917- |e Verfasser |4 aut | |
245 | 1 | 0 | |a Verification of systems and circuits using LOTOS, Petri Nets, and CCS |c by Michael Yoeli and Rakefet Kol |
264 | 1 | |a Hoboken, N.J. |b Wiley-Interscience |c 2008 | |
300 | |a 1 online resource (xv, 231 pages) |b illustrations | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
490 | 0 | |a Wiley series on parallel and distributed computing | |
500 | |a Print version record | ||
505 | 8 | |a A Step-by-Step Guide to Verification of Digital Systems. This practical book provides a step-by-step, interactive introduction to formal verification of systems and circuits. The book offers theoretical background and introduces the application of | |
650 | 7 | |a TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated |2 bisacsh | |
650 | 7 | |a TECHNOLOGY & ENGINEERING / Electronics / Circuits / General |2 bisacsh | |
650 | 7 | |a Computer software / Verification |2 fast | |
650 | 7 | |a Integrated circuits / Verification |2 fast | |
650 | 7 | |a LOTOS (Computer program language) |2 fast | |
650 | 7 | |a Petri nets |2 fast | |
650 | 4 | |a Integrated circuits |x Verification |a Computer software |x Verification |a LOTOS (Computer program language) |a Petri nets | |
650 | 0 | 7 | |a Petri-Netz |0 (DE-588)4045388-1 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a CCS |0 (DE-588)4219672-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a LOTOS |g Programmiersprache |0 (DE-588)4208203-1 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a LOTOS |g Programmiersprache |0 (DE-588)4208203-1 |D s |
689 | 0 | 1 | |a Petri-Netz |0 (DE-588)4045388-1 |D s |
689 | 0 | 2 | |a CCS |0 (DE-588)4219672-3 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
700 | 1 | |a Kol, Rakefet |e Sonstige |4 oth | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |a Yoeli, Michael, 1917- |t Verification of systems and circuits using LOTOS, Petri Nets, and CCS. |d Hoboken, N.J. : Wiley-Interscience, 2008 |
912 | |a ZDB-4-ENC | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-030730363 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804179162574880768 |
---|---|
any_adam_object | |
author | Yoeli, Michael 1917- |
author_facet | Yoeli, Michael 1917- |
author_role | aut |
author_sort | Yoeli, Michael 1917- |
author_variant | m y my |
building | Verbundindex |
bvnumber | BV045343659 |
collection | ZDB-4-ENC |
contents | A Step-by-Step Guide to Verification of Digital Systems. This practical book provides a step-by-step, interactive introduction to formal verification of systems and circuits. The book offers theoretical background and introduces the application of |
ctrlnum | (ZDB-4-ENC)ocn608623935 (OCoLC)608623935 (DE-599)BVBBV045343659 |
dewey-full | 621.3815/48 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815/48 |
dewey-search | 621.3815/48 |
dewey-sort | 3621.3815 248 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02616nmm a2200565zc 4500</leader><controlfield tag="001">BV045343659</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">181206s2008 |||| o||u| ||||||eng d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">GBA806238</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470253397</subfield><subfield code="9">978-0-470-25339-7</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0470253398</subfield><subfield code="9">0-470-25339-8</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470253410</subfield><subfield code="9">978-0-470-25341-0</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">047025341X</subfield><subfield code="9">0-470-25341-X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-4-ENC)ocn608623935</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)608623935</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045343659</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815/48</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Yoeli, Michael</subfield><subfield code="d">1917-</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Verification of systems and circuits using LOTOS, Petri Nets, and CCS</subfield><subfield code="c">by Michael Yoeli and Rakefet Kol</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Hoboken, N.J.</subfield><subfield code="b">Wiley-Interscience</subfield><subfield code="c">2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (xv, 231 pages)</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Wiley series on parallel and distributed computing</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Print version record</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">A Step-by-Step Guide to Verification of Digital Systems. This practical book provides a step-by-step, interactive introduction to formal verification of systems and circuits. The book offers theoretical background and introduces the application of</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING / Electronics / Circuits / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer software / Verification</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits / Verification</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">LOTOS (Computer program language)</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Petri nets</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield><subfield code="a">Computer software</subfield><subfield code="x">Verification</subfield><subfield code="a">LOTOS (Computer program language)</subfield><subfield code="a">Petri nets</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Petri-Netz</subfield><subfield code="0">(DE-588)4045388-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CCS</subfield><subfield code="0">(DE-588)4219672-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">LOTOS</subfield><subfield code="g">Programmiersprache</subfield><subfield code="0">(DE-588)4208203-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">LOTOS</subfield><subfield code="g">Programmiersprache</subfield><subfield code="0">(DE-588)4208203-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Petri-Netz</subfield><subfield code="0">(DE-588)4045388-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">CCS</subfield><subfield code="0">(DE-588)4219672-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Kol, Rakefet</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="a">Yoeli, Michael, 1917-</subfield><subfield code="t">Verification of systems and circuits using LOTOS, Petri Nets, and CCS.</subfield><subfield code="d">Hoboken, N.J. : Wiley-Interscience, 2008</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-ENC</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030730363</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
id | DE-604.BV045343659 |
illustrated | Illustrated |
indexdate | 2024-07-10T08:15:29Z |
institution | BVB |
isbn | 9780470253397 0470253398 9780470253410 047025341X |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030730363 |
oclc_num | 608623935 |
open_access_boolean | |
physical | 1 online resource (xv, 231 pages) illustrations |
psigel | ZDB-4-ENC |
publishDate | 2008 |
publishDateSearch | 2008 |
publishDateSort | 2008 |
publisher | Wiley-Interscience |
record_format | marc |
series2 | Wiley series on parallel and distributed computing |
spelling | Yoeli, Michael 1917- Verfasser aut Verification of systems and circuits using LOTOS, Petri Nets, and CCS by Michael Yoeli and Rakefet Kol Hoboken, N.J. Wiley-Interscience 2008 1 online resource (xv, 231 pages) illustrations txt rdacontent c rdamedia cr rdacarrier Wiley series on parallel and distributed computing Print version record A Step-by-Step Guide to Verification of Digital Systems. This practical book provides a step-by-step, interactive introduction to formal verification of systems and circuits. The book offers theoretical background and introduces the application of TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated bisacsh TECHNOLOGY & ENGINEERING / Electronics / Circuits / General bisacsh Computer software / Verification fast Integrated circuits / Verification fast LOTOS (Computer program language) fast Petri nets fast Integrated circuits Verification Computer software Verification LOTOS (Computer program language) Petri nets Petri-Netz (DE-588)4045388-1 gnd rswk-swf CCS (DE-588)4219672-3 gnd rswk-swf LOTOS Programmiersprache (DE-588)4208203-1 gnd rswk-swf LOTOS Programmiersprache (DE-588)4208203-1 s Petri-Netz (DE-588)4045388-1 s CCS (DE-588)4219672-3 s 1\p DE-604 Kol, Rakefet Sonstige oth Erscheint auch als Druck-Ausgabe Yoeli, Michael, 1917- Verification of systems and circuits using LOTOS, Petri Nets, and CCS. Hoboken, N.J. : Wiley-Interscience, 2008 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Yoeli, Michael 1917- Verification of systems and circuits using LOTOS, Petri Nets, and CCS A Step-by-Step Guide to Verification of Digital Systems. This practical book provides a step-by-step, interactive introduction to formal verification of systems and circuits. The book offers theoretical background and introduces the application of TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated bisacsh TECHNOLOGY & ENGINEERING / Electronics / Circuits / General bisacsh Computer software / Verification fast Integrated circuits / Verification fast LOTOS (Computer program language) fast Petri nets fast Integrated circuits Verification Computer software Verification LOTOS (Computer program language) Petri nets Petri-Netz (DE-588)4045388-1 gnd CCS (DE-588)4219672-3 gnd LOTOS Programmiersprache (DE-588)4208203-1 gnd |
subject_GND | (DE-588)4045388-1 (DE-588)4219672-3 (DE-588)4208203-1 |
title | Verification of systems and circuits using LOTOS, Petri Nets, and CCS |
title_auth | Verification of systems and circuits using LOTOS, Petri Nets, and CCS |
title_exact_search | Verification of systems and circuits using LOTOS, Petri Nets, and CCS |
title_full | Verification of systems and circuits using LOTOS, Petri Nets, and CCS by Michael Yoeli and Rakefet Kol |
title_fullStr | Verification of systems and circuits using LOTOS, Petri Nets, and CCS by Michael Yoeli and Rakefet Kol |
title_full_unstemmed | Verification of systems and circuits using LOTOS, Petri Nets, and CCS by Michael Yoeli and Rakefet Kol |
title_short | Verification of systems and circuits using LOTOS, Petri Nets, and CCS |
title_sort | verification of systems and circuits using lotos petri nets and ccs |
topic | TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated bisacsh TECHNOLOGY & ENGINEERING / Electronics / Circuits / General bisacsh Computer software / Verification fast Integrated circuits / Verification fast LOTOS (Computer program language) fast Petri nets fast Integrated circuits Verification Computer software Verification LOTOS (Computer program language) Petri nets Petri-Netz (DE-588)4045388-1 gnd CCS (DE-588)4219672-3 gnd LOTOS Programmiersprache (DE-588)4208203-1 gnd |
topic_facet | TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated TECHNOLOGY & ENGINEERING / Electronics / Circuits / General Computer software / Verification Integrated circuits / Verification LOTOS (Computer program language) Petri nets Integrated circuits Verification Computer software Verification LOTOS (Computer program language) Petri nets Petri-Netz CCS LOTOS Programmiersprache |
work_keys_str_mv | AT yoelimichael verificationofsystemsandcircuitsusinglotospetrinetsandccs AT kolrakefet verificationofsystemsandcircuitsusinglotospetrinetsandccs |