Verilog HDL design examples:
Saved in:
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Boca Raton
CRC Press, Taylor & Francis Group
[2018]
|
| Subjects: | |
| Physical Description: | xv, 655 Seiten Illustrationen |
| ISBN: | 9781138099951 |
Staff View
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV045233454 | ||
| 003 | DE-604 | ||
| 005 | 20181130 | ||
| 007 | t | ||
| 008 | 181016s2018 a||| |||| 00||| eng d | ||
| 020 | |a 9781138099951 |c Hardback |9 978-1-138-09995-1 | ||
| 035 | |a (OCoLC)1077507308 | ||
| 035 | |a (DE-599)BVBBV045233454 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-83 | ||
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 100 | 1 | |a Cavanagh, Joseph J. F. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Verilog HDL design examples |c Joseph Cavanagh |
| 264 | 1 | |a Boca Raton |b CRC Press, Taylor & Francis Group |c [2018] | |
| 264 | 4 | |c © 2018 | |
| 300 | |a xv, 655 Seiten |b Illustrationen | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 0 | 1 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030621791 | ||
Record in the Search Index
| _version_ | 1804178962421645312 |
|---|---|
| any_adam_object | |
| author | Cavanagh, Joseph J. F. |
| author_facet | Cavanagh, Joseph J. F. |
| author_role | aut |
| author_sort | Cavanagh, Joseph J. F. |
| author_variant | j j f c jjf jjfc |
| building | Verbundindex |
| bvnumber | BV045233454 |
| classification_rvk | ZN 4904 |
| ctrlnum | (OCoLC)1077507308 (DE-599)BVBBV045233454 |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01045nam a2200337zc 4500</leader><controlfield tag="001">BV045233454</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20181130 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">181016s2018 a||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781138099951</subfield><subfield code="c">Hardback</subfield><subfield code="9">978-1-138-09995-1</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1077507308</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045233454</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Cavanagh, Joseph J. F.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Verilog HDL design examples</subfield><subfield code="c">Joseph Cavanagh</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boca Raton</subfield><subfield code="b">CRC Press, Taylor & Francis Group</subfield><subfield code="c">[2018]</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">© 2018</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xv, 655 Seiten</subfield><subfield code="b">Illustrationen</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030621791</subfield></datafield></record></collection> |
| id | DE-604.BV045233454 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T08:12:18Z |
| institution | BVB |
| isbn | 9781138099951 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030621791 |
| oclc_num | 1077507308 |
| open_access_boolean | |
| owner | DE-83 |
| owner_facet | DE-83 |
| physical | xv, 655 Seiten Illustrationen |
| publishDate | 2018 |
| publishDateSearch | 2018 |
| publishDateSort | 2018 |
| publisher | CRC Press, Taylor & Francis Group |
| record_format | marc |
| spelling | Cavanagh, Joseph J. F. Verfasser aut Verilog HDL design examples Joseph Cavanagh Boca Raton CRC Press, Taylor & Francis Group [2018] © 2018 xv, 655 Seiten Illustrationen txt rdacontent n rdamedia nc rdacarrier VERILOG (DE-588)4268385-3 gnd rswk-swf VHDL (DE-588)4254792-1 gnd rswk-swf VERILOG (DE-588)4268385-3 s VHDL (DE-588)4254792-1 s DE-604 |
| spellingShingle | Cavanagh, Joseph J. F. Verilog HDL design examples VERILOG (DE-588)4268385-3 gnd VHDL (DE-588)4254792-1 gnd |
| subject_GND | (DE-588)4268385-3 (DE-588)4254792-1 |
| title | Verilog HDL design examples |
| title_auth | Verilog HDL design examples |
| title_exact_search | Verilog HDL design examples |
| title_full | Verilog HDL design examples Joseph Cavanagh |
| title_fullStr | Verilog HDL design examples Joseph Cavanagh |
| title_full_unstemmed | Verilog HDL design examples Joseph Cavanagh |
| title_short | Verilog HDL design examples |
| title_sort | verilog hdl design examples |
| topic | VERILOG (DE-588)4268385-3 gnd VHDL (DE-588)4254792-1 gnd |
| topic_facet | VERILOG VHDL |
| work_keys_str_mv | AT cavanaghjosephjf veriloghdldesignexamples |