FPGA prototyping by systemVERILOG examples: Xilinx, MicroBlaze, MCS, SoC edition
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Hoboken, NJ
Wiley
[2018]
|
| Schlagworte: | |
| Beschreibung: | Includes bibliographical references and index |
| Beschreibung: | xxxiii, 615 Seiten Illustrationen, Diagramme |
| ISBN: | 9781119282662 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV045227304 | ||
| 003 | DE-604 | ||
| 005 | 20190617 | ||
| 007 | t | ||
| 008 | 181010s2018 xxua||| |||| 00||| eng d | ||
| 010 | |a 018005487 | ||
| 020 | |a 9781119282662 |9 978-1-119-28266-2 | ||
| 035 | |a (OCoLC)1030942130 | ||
| 035 | |a (DE-599)BVBBV045227304 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 044 | |a xxu |c US | ||
| 049 | |a DE-83 |a DE-11 | ||
| 050 | 0 | |a TK7895.G36 | |
| 082 | 0 | |a 621.39/5 |2 23 | |
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ZN 4940 |0 (DE-625)157423: |2 rvk | ||
| 100 | 1 | |a Chu, Pong P. |d 1959- |e Verfasser |0 (DE-588)13576582X |4 aut | |
| 245 | 1 | 0 | |a FPGA prototyping by systemVERILOG examples |b Xilinx, MicroBlaze, MCS, SoC edition |c Pong P. Chu, Cleveland State University |
| 264 | 1 | |a Hoboken, NJ |b Wiley |c [2018] | |
| 300 | |a xxxiii, 615 Seiten |b Illustrationen, Diagramme | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Includes bibliographical references and index | ||
| 650 | 4 | |a Field programmable gate arrays |x Design and construction | |
| 650 | 4 | |a Prototypes, Engineering | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 650 | 0 | 7 | |a Hardwarebeschreibungssprache |0 (DE-588)4159102-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
| 689 | 0 | 1 | |a Hardwarebeschreibungssprache |0 (DE-588)4159102-1 |D s |
| 689 | 0 | |5 DE-604 | |
| 776 | 0 | 8 | |i Erscheint auch als |n Online-Ausgabe, PDF |z 978-1-119-28269-3 |
| 776 | 0 | 8 | |i Erscheint auch als |n Online-Ausgabe, EPUB |z 978-1-119-28270-9 |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030615776 | ||
Datensatz im Suchindex
| _version_ | 1804178951462977536 |
|---|---|
| any_adam_object | |
| author | Chu, Pong P. 1959- |
| author_GND | (DE-588)13576582X |
| author_facet | Chu, Pong P. 1959- |
| author_role | aut |
| author_sort | Chu, Pong P. 1959- |
| author_variant | p p c pp ppc |
| building | Verbundindex |
| bvnumber | BV045227304 |
| callnumber-first | T - Technology |
| callnumber-label | TK7895 |
| callnumber-raw | TK7895.G36 |
| callnumber-search | TK7895.G36 |
| callnumber-sort | TK 47895 G36 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 4904 ST 190 ZN 4940 |
| ctrlnum | (OCoLC)1030942130 (DE-599)BVBBV045227304 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01774nam a2200469 c 4500</leader><controlfield tag="001">BV045227304</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20190617 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">181010s2018 xxua||| |||| 00||| eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">018005487</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781119282662</subfield><subfield code="9">978-1-119-28266-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1030942130</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045227304</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">xxu</subfield><subfield code="c">US</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield><subfield code="a">DE-11</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7895.G36</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4940</subfield><subfield code="0">(DE-625)157423:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Chu, Pong P.</subfield><subfield code="d">1959-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)13576582X</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">FPGA prototyping by systemVERILOG examples</subfield><subfield code="b">Xilinx, MicroBlaze, MCS, SoC edition</subfield><subfield code="c">Pong P. Chu, Cleveland State University</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Hoboken, NJ</subfield><subfield code="b">Wiley</subfield><subfield code="c">[2018]</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xxxiii, 615 Seiten</subfield><subfield code="b">Illustrationen, Diagramme</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Field programmable gate arrays</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Prototypes, Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwarebeschreibungssprache</subfield><subfield code="0">(DE-588)4159102-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Hardwarebeschreibungssprache</subfield><subfield code="0">(DE-588)4159102-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Online-Ausgabe, PDF</subfield><subfield code="z">978-1-119-28269-3</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Online-Ausgabe, EPUB</subfield><subfield code="z">978-1-119-28270-9</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030615776</subfield></datafield></record></collection> |
| id | DE-604.BV045227304 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T08:12:08Z |
| institution | BVB |
| isbn | 9781119282662 |
| language | English |
| lccn | 018005487 |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030615776 |
| oclc_num | 1030942130 |
| open_access_boolean | |
| owner | DE-83 DE-11 |
| owner_facet | DE-83 DE-11 |
| physical | xxxiii, 615 Seiten Illustrationen, Diagramme |
| publishDate | 2018 |
| publishDateSearch | 2018 |
| publishDateSort | 2018 |
| publisher | Wiley |
| record_format | marc |
| spelling | Chu, Pong P. 1959- Verfasser (DE-588)13576582X aut FPGA prototyping by systemVERILOG examples Xilinx, MicroBlaze, MCS, SoC edition Pong P. Chu, Cleveland State University Hoboken, NJ Wiley [2018] xxxiii, 615 Seiten Illustrationen, Diagramme txt rdacontent n rdamedia nc rdacarrier Includes bibliographical references and index Field programmable gate arrays Design and construction Prototypes, Engineering VHDL (Computer hardware description language) Hardwarebeschreibungssprache (DE-588)4159102-1 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 s Hardwarebeschreibungssprache (DE-588)4159102-1 s DE-604 Erscheint auch als Online-Ausgabe, PDF 978-1-119-28269-3 Erscheint auch als Online-Ausgabe, EPUB 978-1-119-28270-9 |
| spellingShingle | Chu, Pong P. 1959- FPGA prototyping by systemVERILOG examples Xilinx, MicroBlaze, MCS, SoC edition Field programmable gate arrays Design and construction Prototypes, Engineering VHDL (Computer hardware description language) Hardwarebeschreibungssprache (DE-588)4159102-1 gnd Field programmable gate array (DE-588)4347749-5 gnd |
| subject_GND | (DE-588)4159102-1 (DE-588)4347749-5 |
| title | FPGA prototyping by systemVERILOG examples Xilinx, MicroBlaze, MCS, SoC edition |
| title_auth | FPGA prototyping by systemVERILOG examples Xilinx, MicroBlaze, MCS, SoC edition |
| title_exact_search | FPGA prototyping by systemVERILOG examples Xilinx, MicroBlaze, MCS, SoC edition |
| title_full | FPGA prototyping by systemVERILOG examples Xilinx, MicroBlaze, MCS, SoC edition Pong P. Chu, Cleveland State University |
| title_fullStr | FPGA prototyping by systemVERILOG examples Xilinx, MicroBlaze, MCS, SoC edition Pong P. Chu, Cleveland State University |
| title_full_unstemmed | FPGA prototyping by systemVERILOG examples Xilinx, MicroBlaze, MCS, SoC edition Pong P. Chu, Cleveland State University |
| title_short | FPGA prototyping by systemVERILOG examples |
| title_sort | fpga prototyping by systemverilog examples xilinx microblaze mcs soc edition |
| title_sub | Xilinx, MicroBlaze, MCS, SoC edition |
| topic | Field programmable gate arrays Design and construction Prototypes, Engineering VHDL (Computer hardware description language) Hardwarebeschreibungssprache (DE-588)4159102-1 gnd Field programmable gate array (DE-588)4347749-5 gnd |
| topic_facet | Field programmable gate arrays Design and construction Prototypes, Engineering VHDL (Computer hardware description language) Hardwarebeschreibungssprache Field programmable gate array |
| work_keys_str_mv | AT chupongp fpgaprototypingbysystemverilogexamplesxilinxmicroblazemcssocedition |