Parallel Machines: Parallel Machine Languages: The Emergence of Hybrid Dataflow Computer Architectures
It is universally accepted today that parallel processing is here to stay but that software for parallel machines is still difficult to develop. However, there is little recognition of the fact that changes in processor architecture can significantly ease the development of software. In the seventie...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Boston, MA
Springer US
1990
|
Schriftenreihe: | The Kluwer International Series in Engineering and Computer Science, Parallel Processing and Fifth Generation Computing
96 |
Schlagworte: | |
Online-Zugang: | BTU01 URL des Erstveröffentlichers |
Zusammenfassung: | It is universally accepted today that parallel processing is here to stay but that software for parallel machines is still difficult to develop. However, there is little recognition of the fact that changes in processor architecture can significantly ease the development of software. In the seventies the availability of processors that could address a large name space directly, eliminated the problem of name management at one level and paved the way for the routine development of large programs. Similarly, today, processor architectures that can facilitate cheap synchronization and provide a global address space can simplify compiler development for parallel machines. If the cost of synchronization remains high, the pro gramming of parallel machines will remain significantly less abstract than programming sequential machines. In this monograph Bob Iannucci presents the design and analysis of an architecture that can be a better building block for parallel machines than any von Neumann processor. There is another very interesting motivation behind this work. It is rooted in the long and venerable history of dataflow graphs as a formalism for ex pressing parallel computation. The field has bloomed since 1974, when Dennis and Misunas proposed a truly novel architecture using dataflow graphs as the parallel machine language. The novelty and elegance of dataflow architectures has, however, also kept us from asking the real question: "What can dataflow architectures buy us that von Neumann ar chitectures can't?" In the following I explain in a round about way how Bob and I arrived at this question |
Beschreibung: | 1 Online-Ressource (XXX, 198 p) |
ISBN: | 9781461315438 |
DOI: | 10.1007/978-1-4613-1543-8 |
Internformat
MARC
LEADER | 00000nmm a2200000zcb4500 | ||
---|---|---|---|
001 | BV045187134 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 180912s1990 |||| o||u| ||||||eng d | ||
020 | |a 9781461315438 |9 978-1-4613-1543-8 | ||
024 | 7 | |a 10.1007/978-1-4613-1543-8 |2 doi | |
035 | |a (ZDB-2-ENG)978-1-4613-1543-8 | ||
035 | |a (OCoLC)1184404531 | ||
035 | |a (DE-599)BVBBV045187134 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
049 | |a DE-634 | ||
082 | 0 | |a 004.1 |2 23 | |
100 | 1 | |a Iannucci, Robert A. |e Verfasser |4 aut | |
245 | 1 | 0 | |a Parallel Machines: Parallel Machine Languages |b The Emergence of Hybrid Dataflow Computer Architectures |c by Robert A. Iannucci |
264 | 1 | |a Boston, MA |b Springer US |c 1990 | |
300 | |a 1 Online-Ressource (XXX, 198 p) | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
490 | 0 | |a The Kluwer International Series in Engineering and Computer Science, Parallel Processing and Fifth Generation Computing |v 96 | |
520 | |a It is universally accepted today that parallel processing is here to stay but that software for parallel machines is still difficult to develop. However, there is little recognition of the fact that changes in processor architecture can significantly ease the development of software. In the seventies the availability of processors that could address a large name space directly, eliminated the problem of name management at one level and paved the way for the routine development of large programs. Similarly, today, processor architectures that can facilitate cheap synchronization and provide a global address space can simplify compiler development for parallel machines. If the cost of synchronization remains high, the pro gramming of parallel machines will remain significantly less abstract than programming sequential machines. In this monograph Bob Iannucci presents the design and analysis of an architecture that can be a better building block for parallel machines than any von Neumann processor. There is another very interesting motivation behind this work. It is rooted in the long and venerable history of dataflow graphs as a formalism for ex pressing parallel computation. The field has bloomed since 1974, when Dennis and Misunas proposed a truly novel architecture using dataflow graphs as the parallel machine language. The novelty and elegance of dataflow architectures has, however, also kept us from asking the real question: "What can dataflow architectures buy us that von Neumann ar chitectures can't?" In the following I explain in a round about way how Bob and I arrived at this question | ||
650 | 4 | |a Computer Science | |
650 | 4 | |a Processor Architectures | |
650 | 4 | |a Programming Languages, Compilers, Interpreters | |
650 | 4 | |a Operating Systems | |
650 | 4 | |a Computer science | |
650 | 4 | |a Microprocessors | |
650 | 4 | |a Programming languages (Electronic computers) | |
650 | 4 | |a Operating systems (Computers) | |
650 | 0 | 7 | |a Parallelrechner |0 (DE-588)4173280-7 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Computerarchitektur |0 (DE-588)4048717-9 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Parallelverarbeitung |0 (DE-588)4075860-6 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Parallelrechner |0 (DE-588)4173280-7 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
689 | 1 | 0 | |a Computerarchitektur |0 (DE-588)4048717-9 |D s |
689 | 1 | |8 2\p |5 DE-604 | |
689 | 2 | 0 | |a Parallelverarbeitung |0 (DE-588)4075860-6 |D s |
689 | 2 | |8 3\p |5 DE-604 | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781461288275 |
856 | 4 | 0 | |u https://doi.org/10.1007/978-1-4613-1543-8 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
912 | |a ZDB-2-ENG | ||
940 | 1 | |q ZDB-2-ENG_Archiv | |
999 | |a oai:aleph.bib-bvb.de:BVB01-030576312 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 3\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
966 | e | |u https://doi.org/10.1007/978-1-4613-1543-8 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804178878977015808 |
---|---|
any_adam_object | |
author | Iannucci, Robert A. |
author_facet | Iannucci, Robert A. |
author_role | aut |
author_sort | Iannucci, Robert A. |
author_variant | r a i ra rai |
building | Verbundindex |
bvnumber | BV045187134 |
collection | ZDB-2-ENG |
ctrlnum | (ZDB-2-ENG)978-1-4613-1543-8 (OCoLC)1184404531 (DE-599)BVBBV045187134 |
dewey-full | 004.1 |
dewey-hundreds | 000 - Computer science, information, general works |
dewey-ones | 004 - Computer science |
dewey-raw | 004.1 |
dewey-search | 004.1 |
dewey-sort | 14.1 |
dewey-tens | 000 - Computer science, information, general works |
discipline | Informatik |
doi_str_mv | 10.1007/978-1-4613-1543-8 |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>04113nmm a2200613zcb4500</leader><controlfield tag="001">BV045187134</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180912s1990 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781461315438</subfield><subfield code="9">978-1-4613-1543-8</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4613-1543-8</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-1-4613-1543-8</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1184404531</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045187134</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.1</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Iannucci, Robert A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Parallel Machines: Parallel Machine Languages</subfield><subfield code="b">The Emergence of Hybrid Dataflow Computer Architectures</subfield><subfield code="c">by Robert A. Iannucci</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">1990</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XXX, 198 p)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The Kluwer International Series in Engineering and Computer Science, Parallel Processing and Fifth Generation Computing</subfield><subfield code="v">96</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">It is universally accepted today that parallel processing is here to stay but that software for parallel machines is still difficult to develop. However, there is little recognition of the fact that changes in processor architecture can significantly ease the development of software. In the seventies the availability of processors that could address a large name space directly, eliminated the problem of name management at one level and paved the way for the routine development of large programs. Similarly, today, processor architectures that can facilitate cheap synchronization and provide a global address space can simplify compiler development for parallel machines. If the cost of synchronization remains high, the pro gramming of parallel machines will remain significantly less abstract than programming sequential machines. In this monograph Bob Iannucci presents the design and analysis of an architecture that can be a better building block for parallel machines than any von Neumann processor. There is another very interesting motivation behind this work. It is rooted in the long and venerable history of dataflow graphs as a formalism for ex pressing parallel computation. The field has bloomed since 1974, when Dennis and Misunas proposed a truly novel architecture using dataflow graphs as the parallel machine language. The novelty and elegance of dataflow architectures has, however, also kept us from asking the real question: "What can dataflow architectures buy us that von Neumann ar chitectures can't?" In the following I explain in a round about way how Bob and I arrived at this question</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer Science</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Processor Architectures</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Programming Languages, Compilers, Interpreters</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Operating Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer science</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microprocessors</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Programming languages (Electronic computers)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Operating systems (Computers)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Parallelrechner</subfield><subfield code="0">(DE-588)4173280-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Parallelverarbeitung</subfield><subfield code="0">(DE-588)4075860-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Parallelrechner</subfield><subfield code="0">(DE-588)4173280-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Parallelverarbeitung</subfield><subfield code="0">(DE-588)4075860-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">3\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781461288275</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4613-1543-8</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_Archiv</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030576312</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">3\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4613-1543-8</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV045187134 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T08:10:58Z |
institution | BVB |
isbn | 9781461315438 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030576312 |
oclc_num | 1184404531 |
open_access_boolean | |
owner | DE-634 |
owner_facet | DE-634 |
physical | 1 Online-Ressource (XXX, 198 p) |
psigel | ZDB-2-ENG ZDB-2-ENG_Archiv ZDB-2-ENG ZDB-2-ENG_Archiv |
publishDate | 1990 |
publishDateSearch | 1990 |
publishDateSort | 1990 |
publisher | Springer US |
record_format | marc |
series2 | The Kluwer International Series in Engineering and Computer Science, Parallel Processing and Fifth Generation Computing |
spelling | Iannucci, Robert A. Verfasser aut Parallel Machines: Parallel Machine Languages The Emergence of Hybrid Dataflow Computer Architectures by Robert A. Iannucci Boston, MA Springer US 1990 1 Online-Ressource (XXX, 198 p) txt rdacontent c rdamedia cr rdacarrier The Kluwer International Series in Engineering and Computer Science, Parallel Processing and Fifth Generation Computing 96 It is universally accepted today that parallel processing is here to stay but that software for parallel machines is still difficult to develop. However, there is little recognition of the fact that changes in processor architecture can significantly ease the development of software. In the seventies the availability of processors that could address a large name space directly, eliminated the problem of name management at one level and paved the way for the routine development of large programs. Similarly, today, processor architectures that can facilitate cheap synchronization and provide a global address space can simplify compiler development for parallel machines. If the cost of synchronization remains high, the pro gramming of parallel machines will remain significantly less abstract than programming sequential machines. In this monograph Bob Iannucci presents the design and analysis of an architecture that can be a better building block for parallel machines than any von Neumann processor. There is another very interesting motivation behind this work. It is rooted in the long and venerable history of dataflow graphs as a formalism for ex pressing parallel computation. The field has bloomed since 1974, when Dennis and Misunas proposed a truly novel architecture using dataflow graphs as the parallel machine language. The novelty and elegance of dataflow architectures has, however, also kept us from asking the real question: "What can dataflow architectures buy us that von Neumann ar chitectures can't?" In the following I explain in a round about way how Bob and I arrived at this question Computer Science Processor Architectures Programming Languages, Compilers, Interpreters Operating Systems Computer science Microprocessors Programming languages (Electronic computers) Operating systems (Computers) Parallelrechner (DE-588)4173280-7 gnd rswk-swf Computerarchitektur (DE-588)4048717-9 gnd rswk-swf Parallelverarbeitung (DE-588)4075860-6 gnd rswk-swf Parallelrechner (DE-588)4173280-7 s 1\p DE-604 Computerarchitektur (DE-588)4048717-9 s 2\p DE-604 Parallelverarbeitung (DE-588)4075860-6 s 3\p DE-604 Erscheint auch als Druck-Ausgabe 9781461288275 https://doi.org/10.1007/978-1-4613-1543-8 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 3\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Iannucci, Robert A. Parallel Machines: Parallel Machine Languages The Emergence of Hybrid Dataflow Computer Architectures Computer Science Processor Architectures Programming Languages, Compilers, Interpreters Operating Systems Computer science Microprocessors Programming languages (Electronic computers) Operating systems (Computers) Parallelrechner (DE-588)4173280-7 gnd Computerarchitektur (DE-588)4048717-9 gnd Parallelverarbeitung (DE-588)4075860-6 gnd |
subject_GND | (DE-588)4173280-7 (DE-588)4048717-9 (DE-588)4075860-6 |
title | Parallel Machines: Parallel Machine Languages The Emergence of Hybrid Dataflow Computer Architectures |
title_auth | Parallel Machines: Parallel Machine Languages The Emergence of Hybrid Dataflow Computer Architectures |
title_exact_search | Parallel Machines: Parallel Machine Languages The Emergence of Hybrid Dataflow Computer Architectures |
title_full | Parallel Machines: Parallel Machine Languages The Emergence of Hybrid Dataflow Computer Architectures by Robert A. Iannucci |
title_fullStr | Parallel Machines: Parallel Machine Languages The Emergence of Hybrid Dataflow Computer Architectures by Robert A. Iannucci |
title_full_unstemmed | Parallel Machines: Parallel Machine Languages The Emergence of Hybrid Dataflow Computer Architectures by Robert A. Iannucci |
title_short | Parallel Machines: Parallel Machine Languages |
title_sort | parallel machines parallel machine languages the emergence of hybrid dataflow computer architectures |
title_sub | The Emergence of Hybrid Dataflow Computer Architectures |
topic | Computer Science Processor Architectures Programming Languages, Compilers, Interpreters Operating Systems Computer science Microprocessors Programming languages (Electronic computers) Operating systems (Computers) Parallelrechner (DE-588)4173280-7 gnd Computerarchitektur (DE-588)4048717-9 gnd Parallelverarbeitung (DE-588)4075860-6 gnd |
topic_facet | Computer Science Processor Architectures Programming Languages, Compilers, Interpreters Operating Systems Computer science Microprocessors Programming languages (Electronic computers) Operating systems (Computers) Parallelrechner Computerarchitektur Parallelverarbeitung |
url | https://doi.org/10.1007/978-1-4613-1543-8 |
work_keys_str_mv | AT iannucciroberta parallelmachinesparallelmachinelanguagestheemergenceofhybriddataflowcomputerarchitectures |