Failure Modes and Mechanisms in Electronic Packages:
Those of us who grew up in the "through-hole" age of electronic packaging are probably more amazed and appreciative than are our children at the incredible growth of electronic performance capability. My son, an electrical engineering student, seems almost to take for granted the innovatio...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Boston, MA
Springer US
1998
|
Schlagworte: | |
Online-Zugang: | BTU01 Volltext |
Zusammenfassung: | Those of us who grew up in the "through-hole" age of electronic packaging are probably more amazed and appreciative than are our children at the incredible growth of electronic performance capability. My son, an electrical engineering student, seems almost to take for granted the innovations that leave me somewhat awestruck at times. Electronic circuit designers delight in packing more punch into less volume, while reminding us that their job has become increasingly challenging. The lay person also has learned from the media that the industry has been working wonders in shrinking the transistor and expanding the power of "the chip. " Much attention is focussed on the silicon and on the marvelous production and entertainment tools we now see in our offices and homes. Between the silicon and the end product lies the less publicized world of circuit-level packaging. We leave it to a cadre of technologists to take the schematics and parts lists and to develop the processes that tum the designers' concepts into physical reality. And while the silicon transistor is shrinking, the engineering challenges of packaging multiple chips and associated components into increasingly dense subsystems are growing. Further, the transistor may have to function without failure through severe industrial or military environments over the lifetime of the product |
Beschreibung: | 1 Online-Ressource (XXI, 370 p) |
ISBN: | 9781461560296 |
DOI: | 10.1007/978-1-4615-6029-6 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV045186805 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 180912s1998 |||| o||u| ||||||eng d | ||
020 | |a 9781461560296 |9 978-1-4615-6029-6 | ||
024 | 7 | |a 10.1007/978-1-4615-6029-6 |2 doi | |
035 | |a (ZDB-2-ENG)978-1-4615-6029-6 | ||
035 | |a (OCoLC)1053826681 | ||
035 | |a (DE-599)BVBBV045186805 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
049 | |a DE-634 | ||
082 | 0 | |a 621.3815 |2 23 | |
100 | 1 | |a Viswanadham, Puligandla |e Verfasser |4 aut | |
245 | 1 | 0 | |a Failure Modes and Mechanisms in Electronic Packages |c by Puligandla Viswanadham, Pratap Singh |
264 | 1 | |a Boston, MA |b Springer US |c 1998 | |
300 | |a 1 Online-Ressource (XXI, 370 p) | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
520 | |a Those of us who grew up in the "through-hole" age of electronic packaging are probably more amazed and appreciative than are our children at the incredible growth of electronic performance capability. My son, an electrical engineering student, seems almost to take for granted the innovations that leave me somewhat awestruck at times. Electronic circuit designers delight in packing more punch into less volume, while reminding us that their job has become increasingly challenging. The lay person also has learned from the media that the industry has been working wonders in shrinking the transistor and expanding the power of "the chip. " Much attention is focussed on the silicon and on the marvelous production and entertainment tools we now see in our offices and homes. Between the silicon and the end product lies the less publicized world of circuit-level packaging. We leave it to a cadre of technologists to take the schematics and parts lists and to develop the processes that tum the designers' concepts into physical reality. And while the silicon transistor is shrinking, the engineering challenges of packaging multiple chips and associated components into increasingly dense subsystems are growing. Further, the transistor may have to function without failure through severe industrial or military environments over the lifetime of the product | ||
650 | 4 | |a Engineering | |
650 | 4 | |a Circuits and Systems | |
650 | 4 | |a Electrical Engineering | |
650 | 4 | |a Manufacturing, Machines, Tools | |
650 | 4 | |a Control Structures and Microprogramming | |
650 | 4 | |a Engineering | |
650 | 4 | |a Microprogramming | |
650 | 4 | |a Manufacturing industries | |
650 | 4 | |a Machines | |
650 | 4 | |a Tools | |
650 | 4 | |a Electrical engineering | |
650 | 4 | |a Electronic circuits | |
650 | 0 | 7 | |a Fertigungsfehler |0 (DE-588)4286623-6 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Gedruckte Schaltung |0 (DE-588)4019627-6 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Fehleranalyse |0 (DE-588)4016608-9 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Gedruckte Schaltung |0 (DE-588)4019627-6 |D s |
689 | 0 | 1 | |a Fertigungsfehler |0 (DE-588)4286623-6 |D s |
689 | 0 | 2 | |a Fehleranalyse |0 (DE-588)4016608-9 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
700 | 1 | |a Singh, Pratap |4 aut | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781461377634 |
856 | 4 | 0 | |u https://doi.org/10.1007/978-1-4615-6029-6 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
912 | |a ZDB-2-ENG | ||
940 | 1 | |q ZDB-2-ENG_Archiv | |
999 | |a oai:aleph.bib-bvb.de:BVB01-030575982 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
966 | e | |u https://doi.org/10.1007/978-1-4615-6029-6 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804178878201069568 |
---|---|
any_adam_object | |
author | Viswanadham, Puligandla Singh, Pratap |
author_facet | Viswanadham, Puligandla Singh, Pratap |
author_role | aut aut |
author_sort | Viswanadham, Puligandla |
author_variant | p v pv p s ps |
building | Verbundindex |
bvnumber | BV045186805 |
collection | ZDB-2-ENG |
ctrlnum | (ZDB-2-ENG)978-1-4615-6029-6 (OCoLC)1053826681 (DE-599)BVBBV045186805 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
doi_str_mv | 10.1007/978-1-4615-6029-6 |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03567nmm a2200613zc 4500</leader><controlfield tag="001">BV045186805</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180912s1998 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781461560296</subfield><subfield code="9">978-1-4615-6029-6</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4615-6029-6</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-1-4615-6029-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1053826681</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045186805</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Viswanadham, Puligandla</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Failure Modes and Mechanisms in Electronic Packages</subfield><subfield code="c">by Puligandla Viswanadham, Pratap Singh</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">1998</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XXI, 370 p)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Those of us who grew up in the "through-hole" age of electronic packaging are probably more amazed and appreciative than are our children at the incredible growth of electronic performance capability. My son, an electrical engineering student, seems almost to take for granted the innovations that leave me somewhat awestruck at times. Electronic circuit designers delight in packing more punch into less volume, while reminding us that their job has become increasingly challenging. The lay person also has learned from the media that the industry has been working wonders in shrinking the transistor and expanding the power of "the chip. " Much attention is focussed on the silicon and on the marvelous production and entertainment tools we now see in our offices and homes. Between the silicon and the end product lies the less publicized world of circuit-level packaging. We leave it to a cadre of technologists to take the schematics and parts lists and to develop the processes that tum the designers' concepts into physical reality. And while the silicon transistor is shrinking, the engineering challenges of packaging multiple chips and associated components into increasingly dense subsystems are growing. Further, the transistor may have to function without failure through severe industrial or military environments over the lifetime of the product</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Manufacturing, Machines, Tools</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Control Structures and Microprogramming</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microprogramming</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Manufacturing industries</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Machines</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Tools</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Fertigungsfehler</subfield><subfield code="0">(DE-588)4286623-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Gedruckte Schaltung</subfield><subfield code="0">(DE-588)4019627-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Fehleranalyse</subfield><subfield code="0">(DE-588)4016608-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Gedruckte Schaltung</subfield><subfield code="0">(DE-588)4019627-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Fertigungsfehler</subfield><subfield code="0">(DE-588)4286623-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Fehleranalyse</subfield><subfield code="0">(DE-588)4016608-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Singh, Pratap</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781461377634</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4615-6029-6</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_Archiv</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030575982</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4615-6029-6</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV045186805 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T08:10:58Z |
institution | BVB |
isbn | 9781461560296 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030575982 |
oclc_num | 1053826681 |
open_access_boolean | |
owner | DE-634 |
owner_facet | DE-634 |
physical | 1 Online-Ressource (XXI, 370 p) |
psigel | ZDB-2-ENG ZDB-2-ENG_Archiv ZDB-2-ENG ZDB-2-ENG_Archiv |
publishDate | 1998 |
publishDateSearch | 1998 |
publishDateSort | 1998 |
publisher | Springer US |
record_format | marc |
spelling | Viswanadham, Puligandla Verfasser aut Failure Modes and Mechanisms in Electronic Packages by Puligandla Viswanadham, Pratap Singh Boston, MA Springer US 1998 1 Online-Ressource (XXI, 370 p) txt rdacontent c rdamedia cr rdacarrier Those of us who grew up in the "through-hole" age of electronic packaging are probably more amazed and appreciative than are our children at the incredible growth of electronic performance capability. My son, an electrical engineering student, seems almost to take for granted the innovations that leave me somewhat awestruck at times. Electronic circuit designers delight in packing more punch into less volume, while reminding us that their job has become increasingly challenging. The lay person also has learned from the media that the industry has been working wonders in shrinking the transistor and expanding the power of "the chip. " Much attention is focussed on the silicon and on the marvelous production and entertainment tools we now see in our offices and homes. Between the silicon and the end product lies the less publicized world of circuit-level packaging. We leave it to a cadre of technologists to take the schematics and parts lists and to develop the processes that tum the designers' concepts into physical reality. And while the silicon transistor is shrinking, the engineering challenges of packaging multiple chips and associated components into increasingly dense subsystems are growing. Further, the transistor may have to function without failure through severe industrial or military environments over the lifetime of the product Engineering Circuits and Systems Electrical Engineering Manufacturing, Machines, Tools Control Structures and Microprogramming Microprogramming Manufacturing industries Machines Tools Electrical engineering Electronic circuits Fertigungsfehler (DE-588)4286623-6 gnd rswk-swf Gedruckte Schaltung (DE-588)4019627-6 gnd rswk-swf Fehleranalyse (DE-588)4016608-9 gnd rswk-swf Gedruckte Schaltung (DE-588)4019627-6 s Fertigungsfehler (DE-588)4286623-6 s Fehleranalyse (DE-588)4016608-9 s 1\p DE-604 Singh, Pratap aut Erscheint auch als Druck-Ausgabe 9781461377634 https://doi.org/10.1007/978-1-4615-6029-6 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Viswanadham, Puligandla Singh, Pratap Failure Modes and Mechanisms in Electronic Packages Engineering Circuits and Systems Electrical Engineering Manufacturing, Machines, Tools Control Structures and Microprogramming Microprogramming Manufacturing industries Machines Tools Electrical engineering Electronic circuits Fertigungsfehler (DE-588)4286623-6 gnd Gedruckte Schaltung (DE-588)4019627-6 gnd Fehleranalyse (DE-588)4016608-9 gnd |
subject_GND | (DE-588)4286623-6 (DE-588)4019627-6 (DE-588)4016608-9 |
title | Failure Modes and Mechanisms in Electronic Packages |
title_auth | Failure Modes and Mechanisms in Electronic Packages |
title_exact_search | Failure Modes and Mechanisms in Electronic Packages |
title_full | Failure Modes and Mechanisms in Electronic Packages by Puligandla Viswanadham, Pratap Singh |
title_fullStr | Failure Modes and Mechanisms in Electronic Packages by Puligandla Viswanadham, Pratap Singh |
title_full_unstemmed | Failure Modes and Mechanisms in Electronic Packages by Puligandla Viswanadham, Pratap Singh |
title_short | Failure Modes and Mechanisms in Electronic Packages |
title_sort | failure modes and mechanisms in electronic packages |
topic | Engineering Circuits and Systems Electrical Engineering Manufacturing, Machines, Tools Control Structures and Microprogramming Microprogramming Manufacturing industries Machines Tools Electrical engineering Electronic circuits Fertigungsfehler (DE-588)4286623-6 gnd Gedruckte Schaltung (DE-588)4019627-6 gnd Fehleranalyse (DE-588)4016608-9 gnd |
topic_facet | Engineering Circuits and Systems Electrical Engineering Manufacturing, Machines, Tools Control Structures and Microprogramming Microprogramming Manufacturing industries Machines Tools Electrical engineering Electronic circuits Fertigungsfehler Gedruckte Schaltung Fehleranalyse |
url | https://doi.org/10.1007/978-1-4615-6029-6 |
work_keys_str_mv | AT viswanadhampuligandla failuremodesandmechanismsinelectronicpackages AT singhpratap failuremodesandmechanismsinelectronicpackages |