SPECC: Specification Language and Methodology:
For the near future, the recent predictions and roadmaps of silicon semiconductor technology all agree that the number of transistors on a chip will keep growing exponentially according to Moore's Law, pushing technology towards the system-on-a-chip (SOC) era. However, we are increasingly exper...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Boston, MA
Springer US
2000
|
Schlagworte: | |
Online-Zugang: | FHI01 BTU01 Volltext |
Zusammenfassung: | For the near future, the recent predictions and roadmaps of silicon semiconductor technology all agree that the number of transistors on a chip will keep growing exponentially according to Moore's Law, pushing technology towards the system-on-a-chip (SOC) era. However, we are increasingly experiencing a productivity gap where the chip complexity that can be handled by current design teams falls short of the possibilities offered by technological advances. Together with growing time-to-market pressures, this drives the need for innovative measures to increase design productivity by orders of magnitude. It is commonly agreed that the solutions for achieving such a leap in design productivity lie in a shift of the focus of the design process to higher levels of abstraction on the one hand and in the massive reuse of predesigned, complex system components (intellectual property, IP) on the other hand. In order to be successful, both concepts eventually require the adoption of new languages and methodologies for system design, backed-up by the availability of a corresponding set of system-level design automation tools. This book presents the SpecC system-level design language (SLDL) and the corresponding SpecC design methodology. The SpecC language is intended for specification and design of SOCs or embedded systems including software and hardware, whether using fixed platforms, integrating systems from different IPs, or synthesizing the system blocks from programming or hardware description languages. SpecC Specification Language and Methodology describes the SpecC methodology that leads designers from an executable specification to an RTL implementation through a well-defined sequence of steps. Each model is described and guidelines are given for generating these models from executable specifications. Finally, the SpecC methodology is demonstrated on an industrial-size example. The design community is now entering the system level of abstraction era and SpecC is the enabling element to achieve a paradigm shift in design culture needed for system/product design and manufacturing. SpecC Specification Language and Methodology will be of interest to researchers, designers, and managers dealing with system-level design, design flows and methodologies as well as students learning system specification, modeling and design |
Beschreibung: | 1 Online-Ressource (XVII, 313 p) |
ISBN: | 9781461545156 |
DOI: | 10.1007/978-1-4615-4515-6 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV045148980 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 180827s2000 |||| o||u| ||||||eng d | ||
020 | |a 9781461545156 |9 978-1-4615-4515-6 | ||
024 | 7 | |a 10.1007/978-1-4615-4515-6 |2 doi | |
035 | |a (ZDB-2-ENG)978-1-4615-4515-6 | ||
035 | |a (OCoLC)1050931110 | ||
035 | |a (DE-599)BVBBV045148980 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
049 | |a DE-573 |a DE-634 | ||
082 | 0 | |a 621.381 |2 23 | |
100 | 1 | |a Gajski, Daniel D. |e Verfasser |4 aut | |
245 | 1 | 0 | |a SPECC: Specification Language and Methodology |c by Daniel D. Gajski, Jianwen Zhu, Rainer Dömer, Andreas Gerstlauer, Shuqing Zhao |
264 | 1 | |a Boston, MA |b Springer US |c 2000 | |
300 | |a 1 Online-Ressource (XVII, 313 p) | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
520 | |a For the near future, the recent predictions and roadmaps of silicon semiconductor technology all agree that the number of transistors on a chip will keep growing exponentially according to Moore's Law, pushing technology towards the system-on-a-chip (SOC) era. However, we are increasingly experiencing a productivity gap where the chip complexity that can be handled by current design teams falls short of the possibilities offered by technological advances. Together with growing time-to-market pressures, this drives the need for innovative measures to increase design productivity by orders of magnitude. It is commonly agreed that the solutions for achieving such a leap in design productivity lie in a shift of the focus of the design process to higher levels of abstraction on the one hand and in the massive reuse of predesigned, complex system components (intellectual property, IP) on the other hand. | ||
520 | |a In order to be successful, both concepts eventually require the adoption of new languages and methodologies for system design, backed-up by the availability of a corresponding set of system-level design automation tools. This book presents the SpecC system-level design language (SLDL) and the corresponding SpecC design methodology. The SpecC language is intended for specification and design of SOCs or embedded systems including software and hardware, whether using fixed platforms, integrating systems from different IPs, or synthesizing the system blocks from programming or hardware description languages. SpecC Specification Language and Methodology describes the SpecC methodology that leads designers from an executable specification to an RTL implementation through a well-defined sequence of steps. Each model is described and guidelines are given for generating these models from executable specifications. Finally, the SpecC methodology is demonstrated on an industrial-size example. | ||
520 | |a The design community is now entering the system level of abstraction era and SpecC is the enabling element to achieve a paradigm shift in design culture needed for system/product design and manufacturing. SpecC Specification Language and Methodology will be of interest to researchers, designers, and managers dealing with system-level design, design flows and methodologies as well as students learning system specification, modeling and design | ||
650 | 4 | |a Engineering | |
650 | 4 | |a Electronics and Microelectronics, Instrumentation | |
650 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design | |
650 | 4 | |a Computer Hardware | |
650 | 4 | |a Industrial Chemistry/Chemical Engineering | |
650 | 4 | |a Engineering | |
650 | 4 | |a Chemical engineering | |
650 | 4 | |a Computer hardware | |
650 | 4 | |a Computer-aided engineering | |
650 | 4 | |a Electronics | |
650 | 4 | |a Microelectronics | |
650 | 0 | 7 | |a Hardwareentwurf |0 (DE-588)4159103-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Eingebettetes System |0 (DE-588)4396978-1 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Einchip-Computer |0 (DE-588)4375209-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Spezifikationssprache |0 (DE-588)4182217-1 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Einchip-Computer |0 (DE-588)4375209-3 |D s |
689 | 0 | 1 | |a Hardwareentwurf |0 (DE-588)4159103-3 |D s |
689 | 0 | 2 | |a Spezifikationssprache |0 (DE-588)4182217-1 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
689 | 1 | 0 | |a Eingebettetes System |0 (DE-588)4396978-1 |D s |
689 | 1 | 1 | |a Hardwareentwurf |0 (DE-588)4159103-3 |D s |
689 | 1 | 2 | |a Spezifikationssprache |0 (DE-588)4182217-1 |D s |
689 | 1 | |8 2\p |5 DE-604 | |
700 | 1 | |a Zhu, Jianwen |4 aut | |
700 | 1 | |a Dömer, Rainer |4 aut | |
700 | 1 | |a Gerstlauer, Andreas |4 aut | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781461370369 |
856 | 4 | 0 | |u https://doi.org/10.1007/978-1-4615-4515-6 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
912 | |a ZDB-2-ENG | ||
940 | 1 | |q ZDB-2-ENG_2000/2004 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-030538679 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
966 | e | |u https://doi.org/10.1007/978-1-4615-4515-6 |l FHI01 |p ZDB-2-ENG |q ZDB-2-ENG_2000/2004 |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4615-4515-6 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804178819867738112 |
---|---|
any_adam_object | |
author | Gajski, Daniel D. Zhu, Jianwen Dömer, Rainer Gerstlauer, Andreas |
author_facet | Gajski, Daniel D. Zhu, Jianwen Dömer, Rainer Gerstlauer, Andreas |
author_role | aut aut aut aut |
author_sort | Gajski, Daniel D. |
author_variant | d d g dd ddg j z jz r d rd a g ag |
building | Verbundindex |
bvnumber | BV045148980 |
collection | ZDB-2-ENG |
ctrlnum | (ZDB-2-ENG)978-1-4615-4515-6 (OCoLC)1050931110 (DE-599)BVBBV045148980 |
dewey-full | 621.381 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.381 |
dewey-search | 621.381 |
dewey-sort | 3621.381 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
doi_str_mv | 10.1007/978-1-4615-4515-6 |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>05215nmm a2200733zc 4500</leader><controlfield tag="001">BV045148980</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180827s2000 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781461545156</subfield><subfield code="9">978-1-4615-4515-6</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4615-4515-6</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-1-4615-4515-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1050931110</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045148980</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.381</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Gajski, Daniel D.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">SPECC: Specification Language and Methodology</subfield><subfield code="c">by Daniel D. Gajski, Jianwen Zhu, Rainer Dömer, Andreas Gerstlauer, Shuqing Zhao</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">2000</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XVII, 313 p)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">For the near future, the recent predictions and roadmaps of silicon semiconductor technology all agree that the number of transistors on a chip will keep growing exponentially according to Moore's Law, pushing technology towards the system-on-a-chip (SOC) era. However, we are increasingly experiencing a productivity gap where the chip complexity that can be handled by current design teams falls short of the possibilities offered by technological advances. Together with growing time-to-market pressures, this drives the need for innovative measures to increase design productivity by orders of magnitude. It is commonly agreed that the solutions for achieving such a leap in design productivity lie in a shift of the focus of the design process to higher levels of abstraction on the one hand and in the massive reuse of predesigned, complex system components (intellectual property, IP) on the other hand. </subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">In order to be successful, both concepts eventually require the adoption of new languages and methodologies for system design, backed-up by the availability of a corresponding set of system-level design automation tools. This book presents the SpecC system-level design language (SLDL) and the corresponding SpecC design methodology. The SpecC language is intended for specification and design of SOCs or embedded systems including software and hardware, whether using fixed platforms, integrating systems from different IPs, or synthesizing the system blocks from programming or hardware description languages. SpecC Specification Language and Methodology describes the SpecC methodology that leads designers from an executable specification to an RTL implementation through a well-defined sequence of steps. Each model is described and guidelines are given for generating these models from executable specifications. Finally, the SpecC methodology is demonstrated on an industrial-size example. </subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">The design community is now entering the system level of abstraction era and SpecC is the enabling element to achieve a paradigm shift in design culture needed for system/product design and manufacturing. SpecC Specification Language and Methodology will be of interest to researchers, designers, and managers dealing with system-level design, design flows and methodologies as well as students learning system specification, modeling and design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics and Microelectronics, Instrumentation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer Hardware</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Industrial Chemistry/Chemical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Chemical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer hardware</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microelectronics</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Einchip-Computer</subfield><subfield code="0">(DE-588)4375209-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Spezifikationssprache</subfield><subfield code="0">(DE-588)4182217-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Einchip-Computer</subfield><subfield code="0">(DE-588)4375209-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Spezifikationssprache</subfield><subfield code="0">(DE-588)4182217-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">Spezifikationssprache</subfield><subfield code="0">(DE-588)4182217-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Zhu, Jianwen</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Dömer, Rainer</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Gerstlauer, Andreas</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781461370369</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4615-4515-6</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_2000/2004</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030538679</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4615-4515-6</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4615-4515-6</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV045148980 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T08:10:02Z |
institution | BVB |
isbn | 9781461545156 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030538679 |
oclc_num | 1050931110 |
open_access_boolean | |
owner | DE-573 DE-634 |
owner_facet | DE-573 DE-634 |
physical | 1 Online-Ressource (XVII, 313 p) |
psigel | ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_Archiv |
publishDate | 2000 |
publishDateSearch | 2000 |
publishDateSort | 2000 |
publisher | Springer US |
record_format | marc |
spelling | Gajski, Daniel D. Verfasser aut SPECC: Specification Language and Methodology by Daniel D. Gajski, Jianwen Zhu, Rainer Dömer, Andreas Gerstlauer, Shuqing Zhao Boston, MA Springer US 2000 1 Online-Ressource (XVII, 313 p) txt rdacontent c rdamedia cr rdacarrier For the near future, the recent predictions and roadmaps of silicon semiconductor technology all agree that the number of transistors on a chip will keep growing exponentially according to Moore's Law, pushing technology towards the system-on-a-chip (SOC) era. However, we are increasingly experiencing a productivity gap where the chip complexity that can be handled by current design teams falls short of the possibilities offered by technological advances. Together with growing time-to-market pressures, this drives the need for innovative measures to increase design productivity by orders of magnitude. It is commonly agreed that the solutions for achieving such a leap in design productivity lie in a shift of the focus of the design process to higher levels of abstraction on the one hand and in the massive reuse of predesigned, complex system components (intellectual property, IP) on the other hand. In order to be successful, both concepts eventually require the adoption of new languages and methodologies for system design, backed-up by the availability of a corresponding set of system-level design automation tools. This book presents the SpecC system-level design language (SLDL) and the corresponding SpecC design methodology. The SpecC language is intended for specification and design of SOCs or embedded systems including software and hardware, whether using fixed platforms, integrating systems from different IPs, or synthesizing the system blocks from programming or hardware description languages. SpecC Specification Language and Methodology describes the SpecC methodology that leads designers from an executable specification to an RTL implementation through a well-defined sequence of steps. Each model is described and guidelines are given for generating these models from executable specifications. Finally, the SpecC methodology is demonstrated on an industrial-size example. The design community is now entering the system level of abstraction era and SpecC is the enabling element to achieve a paradigm shift in design culture needed for system/product design and manufacturing. SpecC Specification Language and Methodology will be of interest to researchers, designers, and managers dealing with system-level design, design flows and methodologies as well as students learning system specification, modeling and design Engineering Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design Computer Hardware Industrial Chemistry/Chemical Engineering Chemical engineering Computer hardware Computer-aided engineering Electronics Microelectronics Hardwareentwurf (DE-588)4159103-3 gnd rswk-swf Eingebettetes System (DE-588)4396978-1 gnd rswk-swf Einchip-Computer (DE-588)4375209-3 gnd rswk-swf Spezifikationssprache (DE-588)4182217-1 gnd rswk-swf Einchip-Computer (DE-588)4375209-3 s Hardwareentwurf (DE-588)4159103-3 s Spezifikationssprache (DE-588)4182217-1 s 1\p DE-604 Eingebettetes System (DE-588)4396978-1 s 2\p DE-604 Zhu, Jianwen aut Dömer, Rainer aut Gerstlauer, Andreas aut Erscheint auch als Druck-Ausgabe 9781461370369 https://doi.org/10.1007/978-1-4615-4515-6 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Gajski, Daniel D. Zhu, Jianwen Dömer, Rainer Gerstlauer, Andreas SPECC: Specification Language and Methodology Engineering Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design Computer Hardware Industrial Chemistry/Chemical Engineering Chemical engineering Computer hardware Computer-aided engineering Electronics Microelectronics Hardwareentwurf (DE-588)4159103-3 gnd Eingebettetes System (DE-588)4396978-1 gnd Einchip-Computer (DE-588)4375209-3 gnd Spezifikationssprache (DE-588)4182217-1 gnd |
subject_GND | (DE-588)4159103-3 (DE-588)4396978-1 (DE-588)4375209-3 (DE-588)4182217-1 |
title | SPECC: Specification Language and Methodology |
title_auth | SPECC: Specification Language and Methodology |
title_exact_search | SPECC: Specification Language and Methodology |
title_full | SPECC: Specification Language and Methodology by Daniel D. Gajski, Jianwen Zhu, Rainer Dömer, Andreas Gerstlauer, Shuqing Zhao |
title_fullStr | SPECC: Specification Language and Methodology by Daniel D. Gajski, Jianwen Zhu, Rainer Dömer, Andreas Gerstlauer, Shuqing Zhao |
title_full_unstemmed | SPECC: Specification Language and Methodology by Daniel D. Gajski, Jianwen Zhu, Rainer Dömer, Andreas Gerstlauer, Shuqing Zhao |
title_short | SPECC: Specification Language and Methodology |
title_sort | specc specification language and methodology |
topic | Engineering Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design Computer Hardware Industrial Chemistry/Chemical Engineering Chemical engineering Computer hardware Computer-aided engineering Electronics Microelectronics Hardwareentwurf (DE-588)4159103-3 gnd Eingebettetes System (DE-588)4396978-1 gnd Einchip-Computer (DE-588)4375209-3 gnd Spezifikationssprache (DE-588)4182217-1 gnd |
topic_facet | Engineering Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design Computer Hardware Industrial Chemistry/Chemical Engineering Chemical engineering Computer hardware Computer-aided engineering Electronics Microelectronics Hardwareentwurf Eingebettetes System Einchip-Computer Spezifikationssprache |
url | https://doi.org/10.1007/978-1-4615-4515-6 |
work_keys_str_mv | AT gajskidanield speccspecificationlanguageandmethodology AT zhujianwen speccspecificationlanguageandmethodology AT domerrainer speccspecificationlanguageandmethodology AT gerstlauerandreas speccspecificationlanguageandmethodology |