Intellectual Property Protection in VLSI Designs: Theory and Practice
Intellectual Property Protection in VLSI Designs: Theory and Practice provides an overview of the security problems in modern VLSI design with a detailed treatment of our newly developed constraint-based protection paradigm for the protection of VLSI design IPs from FPGA design to standard-cell plac...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Boston, MA
Springer US
2003
|
Schlagworte: | |
Online-Zugang: | FHI01 BTU01 URL des Erstveröffentlichers |
Zusammenfassung: | Intellectual Property Protection in VLSI Designs: Theory and Practice provides an overview of the security problems in modern VLSI design with a detailed treatment of our newly developed constraint-based protection paradigm for the protection of VLSI design IPs from FPGA design to standard-cell placement, from high-level synthesis solutions to gate-level netlist place-and-rout, and from advanced CAD tools to physical design algorithms. The problem of VLSI design IP protection is much more challenging than the protection of multimedia contents or software, and our protection paradigm is also conceptually different from the state-of-the-art approaches in those domains. Intellectual Property Protection in VLSI Designs: Theory and Practice contains the mathematical foundations for the developed IP protection paradigm, detailed pseudo-code and descriptions of its many techniques, numerous examples and experimental validation on well-known benchmarks, and clear explanations and comparisons of the many protection methods |
Beschreibung: | 1 Online-Ressource (XIX, 183 p. 27 illus) |
ISBN: | 9780306487170 |
DOI: | 10.1007/b105846 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV045148579 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 180827s2003 |||| o||u| ||||||eng d | ||
020 | |a 9780306487170 |9 978-0-306-48717-0 | ||
024 | 7 | |a 10.1007/b105846 |2 doi | |
035 | |a (ZDB-2-ENG)978-0-306-48717-0 | ||
035 | |a (OCoLC)1050946997 | ||
035 | |a (DE-599)BVBBV045148579 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
049 | |a DE-573 |a DE-634 | ||
082 | 0 | |a 621.3815 |2 23 | |
100 | 1 | |a Qu, Gang |e Verfasser |4 aut | |
245 | 1 | 0 | |a Intellectual Property Protection in VLSI Designs |b Theory and Practice |c by Gang Qu, Miodrag Potkonjak |
264 | 1 | |a Boston, MA |b Springer US |c 2003 | |
300 | |a 1 Online-Ressource (XIX, 183 p. 27 illus) | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
520 | |a Intellectual Property Protection in VLSI Designs: Theory and Practice provides an overview of the security problems in modern VLSI design with a detailed treatment of our newly developed constraint-based protection paradigm for the protection of VLSI design IPs from FPGA design to standard-cell placement, from high-level synthesis solutions to gate-level netlist place-and-rout, and from advanced CAD tools to physical design algorithms. The problem of VLSI design IP protection is much more challenging than the protection of multimedia contents or software, and our protection paradigm is also conceptually different from the state-of-the-art approaches in those domains. Intellectual Property Protection in VLSI Designs: Theory and Practice contains the mathematical foundations for the developed IP protection paradigm, detailed pseudo-code and descriptions of its many techniques, numerous examples and experimental validation on well-known benchmarks, and clear explanations and comparisons of the many protection methods | ||
650 | 4 | |a Engineering | |
650 | 4 | |a Circuits and Systems | |
650 | 4 | |a Electrical Engineering | |
650 | 4 | |a Management of Computing and Information Systems | |
650 | 4 | |a Engineering | |
650 | 4 | |a Management information systems | |
650 | 4 | |a Computer science | |
650 | 4 | |a Electrical engineering | |
650 | 4 | |a Electronic circuits | |
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Schutz |0 (DE-588)4180271-8 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a CAD |0 (DE-588)4069794-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Geistiges Eigentum |0 (DE-588)4136832-0 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 0 | 1 | |a CAD |0 (DE-588)4069794-0 |D s |
689 | 0 | 2 | |a Geistiges Eigentum |0 (DE-588)4136832-0 |D s |
689 | 0 | 3 | |a Schutz |0 (DE-588)4180271-8 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
700 | 1 | |a Potkonjak, Miodrag |4 aut | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781402073205 |
856 | 4 | 0 | |u https://doi.org/10.1007/b105846 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
912 | |a ZDB-2-ENG | ||
940 | 1 | |q ZDB-2-ENG_2000/2004 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-030538278 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
966 | e | |u https://doi.org/10.1007/b105846 |l FHI01 |p ZDB-2-ENG |q ZDB-2-ENG_2000/2004 |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/b105846 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804178818749956096 |
---|---|
any_adam_object | |
author | Qu, Gang Potkonjak, Miodrag |
author_facet | Qu, Gang Potkonjak, Miodrag |
author_role | aut aut |
author_sort | Qu, Gang |
author_variant | g q gq m p mp |
building | Verbundindex |
bvnumber | BV045148579 |
collection | ZDB-2-ENG |
ctrlnum | (ZDB-2-ENG)978-0-306-48717-0 (OCoLC)1050946997 (DE-599)BVBBV045148579 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
doi_str_mv | 10.1007/b105846 |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03306nmm a2200613zc 4500</leader><controlfield tag="001">BV045148579</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180827s2003 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780306487170</subfield><subfield code="9">978-0-306-48717-0</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/b105846</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-0-306-48717-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1050946997</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045148579</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Qu, Gang</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Intellectual Property Protection in VLSI Designs</subfield><subfield code="b">Theory and Practice</subfield><subfield code="c">by Gang Qu, Miodrag Potkonjak</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">2003</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XIX, 183 p. 27 illus)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Intellectual Property Protection in VLSI Designs: Theory and Practice provides an overview of the security problems in modern VLSI design with a detailed treatment of our newly developed constraint-based protection paradigm for the protection of VLSI design IPs from FPGA design to standard-cell placement, from high-level synthesis solutions to gate-level netlist place-and-rout, and from advanced CAD tools to physical design algorithms. The problem of VLSI design IP protection is much more challenging than the protection of multimedia contents or software, and our protection paradigm is also conceptually different from the state-of-the-art approaches in those domains. Intellectual Property Protection in VLSI Designs: Theory and Practice contains the mathematical foundations for the developed IP protection paradigm, detailed pseudo-code and descriptions of its many techniques, numerous examples and experimental validation on well-known benchmarks, and clear explanations and comparisons of the many protection methods</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Management of Computing and Information Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Management information systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer science</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schutz</subfield><subfield code="0">(DE-588)4180271-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Geistiges Eigentum</subfield><subfield code="0">(DE-588)4136832-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Geistiges Eigentum</subfield><subfield code="0">(DE-588)4136832-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Schutz</subfield><subfield code="0">(DE-588)4180271-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Potkonjak, Miodrag</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781402073205</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/b105846</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_2000/2004</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030538278</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b105846</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b105846</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV045148579 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T08:10:01Z |
institution | BVB |
isbn | 9780306487170 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030538278 |
oclc_num | 1050946997 |
open_access_boolean | |
owner | DE-573 DE-634 |
owner_facet | DE-573 DE-634 |
physical | 1 Online-Ressource (XIX, 183 p. 27 illus) |
psigel | ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_Archiv |
publishDate | 2003 |
publishDateSearch | 2003 |
publishDateSort | 2003 |
publisher | Springer US |
record_format | marc |
spelling | Qu, Gang Verfasser aut Intellectual Property Protection in VLSI Designs Theory and Practice by Gang Qu, Miodrag Potkonjak Boston, MA Springer US 2003 1 Online-Ressource (XIX, 183 p. 27 illus) txt rdacontent c rdamedia cr rdacarrier Intellectual Property Protection in VLSI Designs: Theory and Practice provides an overview of the security problems in modern VLSI design with a detailed treatment of our newly developed constraint-based protection paradigm for the protection of VLSI design IPs from FPGA design to standard-cell placement, from high-level synthesis solutions to gate-level netlist place-and-rout, and from advanced CAD tools to physical design algorithms. The problem of VLSI design IP protection is much more challenging than the protection of multimedia contents or software, and our protection paradigm is also conceptually different from the state-of-the-art approaches in those domains. Intellectual Property Protection in VLSI Designs: Theory and Practice contains the mathematical foundations for the developed IP protection paradigm, detailed pseudo-code and descriptions of its many techniques, numerous examples and experimental validation on well-known benchmarks, and clear explanations and comparisons of the many protection methods Engineering Circuits and Systems Electrical Engineering Management of Computing and Information Systems Management information systems Computer science Electrical engineering Electronic circuits VLSI (DE-588)4117388-0 gnd rswk-swf Schutz (DE-588)4180271-8 gnd rswk-swf CAD (DE-588)4069794-0 gnd rswk-swf Geistiges Eigentum (DE-588)4136832-0 gnd rswk-swf VLSI (DE-588)4117388-0 s CAD (DE-588)4069794-0 s Geistiges Eigentum (DE-588)4136832-0 s Schutz (DE-588)4180271-8 s 1\p DE-604 Potkonjak, Miodrag aut Erscheint auch als Druck-Ausgabe 9781402073205 https://doi.org/10.1007/b105846 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Qu, Gang Potkonjak, Miodrag Intellectual Property Protection in VLSI Designs Theory and Practice Engineering Circuits and Systems Electrical Engineering Management of Computing and Information Systems Management information systems Computer science Electrical engineering Electronic circuits VLSI (DE-588)4117388-0 gnd Schutz (DE-588)4180271-8 gnd CAD (DE-588)4069794-0 gnd Geistiges Eigentum (DE-588)4136832-0 gnd |
subject_GND | (DE-588)4117388-0 (DE-588)4180271-8 (DE-588)4069794-0 (DE-588)4136832-0 |
title | Intellectual Property Protection in VLSI Designs Theory and Practice |
title_auth | Intellectual Property Protection in VLSI Designs Theory and Practice |
title_exact_search | Intellectual Property Protection in VLSI Designs Theory and Practice |
title_full | Intellectual Property Protection in VLSI Designs Theory and Practice by Gang Qu, Miodrag Potkonjak |
title_fullStr | Intellectual Property Protection in VLSI Designs Theory and Practice by Gang Qu, Miodrag Potkonjak |
title_full_unstemmed | Intellectual Property Protection in VLSI Designs Theory and Practice by Gang Qu, Miodrag Potkonjak |
title_short | Intellectual Property Protection in VLSI Designs |
title_sort | intellectual property protection in vlsi designs theory and practice |
title_sub | Theory and Practice |
topic | Engineering Circuits and Systems Electrical Engineering Management of Computing and Information Systems Management information systems Computer science Electrical engineering Electronic circuits VLSI (DE-588)4117388-0 gnd Schutz (DE-588)4180271-8 gnd CAD (DE-588)4069794-0 gnd Geistiges Eigentum (DE-588)4136832-0 gnd |
topic_facet | Engineering Circuits and Systems Electrical Engineering Management of Computing and Information Systems Management information systems Computer science Electrical engineering Electronic circuits VLSI Schutz CAD Geistiges Eigentum |
url | https://doi.org/10.1007/b105846 |
work_keys_str_mv | AT qugang intellectualpropertyprotectioninvlsidesignstheoryandpractice AT potkonjakmiodrag intellectualpropertyprotectioninvlsidesignstheoryandpractice |