Model Engineering in Mixed-Signal Circuit Design: A Guide to Generating Accurate Behavioral Models in VHDL-AMS
Model engineering is an important activity within the design flow of in- grated circuits and signal processing systems. This activity is not new at all in computer engineering, however, and takes a central role in practice. Model engineering of digital systems is based on agreed concepts of abstract...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Boston, MA
Springer US
2001
|
Schriftenreihe: | The International Series in Engineering and Computer Science
649 |
Schlagworte: | |
Online-Zugang: | FHI01 BTU01 Volltext |
Zusammenfassung: | Model engineering is an important activity within the design flow of in- grated circuits and signal processing systems. This activity is not new at all in computer engineering, however, and takes a central role in practice. Model engineering of digital systems is based on agreed concepts of abstraction - erarchies for design object representations as well as the expressive power of hardware description languages (HDL). Since their gradual introduction over time HDL have proved to form the foundation of design methodologies and related design flows. Design automation tools for simulation, synthesis, test generation, and, last but not least, for formal proof purposes rely heavily on standardized digital HDL such as Verilog and VHDL. In contrast to purely digital systems there is an increasing need to design and implement integrated systems which exploit more and more mixed-signal functional blocks such as A/D and D/A converters or phase locked loops. Even purely analog blocks celebrate their resurrection in integrated systems design because of their unique efficiency when is comes to power consumption - quirements, for example, or complexity limitations. Examples of such analog signal processing functions are filtering or sensor signal conditioning. In g- eral, analog and mixed-signal processing is indispensable when interfacing the real world (i.e., analog signals) to computers (i.e., digital data processing) |
Beschreibung: | 1 Online-Ressource (XVIII, 162 p) |
ISBN: | 9780306481017 |
DOI: | 10.1007/b100814 |
Internformat
MARC
LEADER | 00000nmm a2200000zcb4500 | ||
---|---|---|---|
001 | BV045148543 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 180827s2001 |||| o||u| ||||||eng d | ||
020 | |a 9780306481017 |9 978-0-306-48101-7 | ||
024 | 7 | |a 10.1007/b100814 |2 doi | |
035 | |a (ZDB-2-ENG)978-0-306-48101-7 | ||
035 | |a (OCoLC)1050944965 | ||
035 | |a (DE-599)BVBBV045148543 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
049 | |a DE-573 |a DE-634 | ||
082 | 0 | |a 621.3815 |2 23 | |
084 | |a ST 195 |0 (DE-625)143608: |2 rvk | ||
084 | |a ST 250 |0 (DE-625)143626: |2 rvk | ||
084 | |a ZN 4900 |0 (DE-625)157417: |2 rvk | ||
100 | 1 | |a Huss, Sorin A. |e Verfasser |4 aut | |
245 | 1 | 0 | |a Model Engineering in Mixed-Signal Circuit Design |b A Guide to Generating Accurate Behavioral Models in VHDL-AMS |c by Sorin A. Huss |
264 | 1 | |a Boston, MA |b Springer US |c 2001 | |
300 | |a 1 Online-Ressource (XVIII, 162 p) | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
490 | 0 | |a The International Series in Engineering and Computer Science |v 649 | |
520 | |a Model engineering is an important activity within the design flow of in- grated circuits and signal processing systems. This activity is not new at all in computer engineering, however, and takes a central role in practice. Model engineering of digital systems is based on agreed concepts of abstraction - erarchies for design object representations as well as the expressive power of hardware description languages (HDL). Since their gradual introduction over time HDL have proved to form the foundation of design methodologies and related design flows. Design automation tools for simulation, synthesis, test generation, and, last but not least, for formal proof purposes rely heavily on standardized digital HDL such as Verilog and VHDL. In contrast to purely digital systems there is an increasing need to design and implement integrated systems which exploit more and more mixed-signal functional blocks such as A/D and D/A converters or phase locked loops. Even purely analog blocks celebrate their resurrection in integrated systems design because of their unique efficiency when is comes to power consumption - quirements, for example, or complexity limitations. Examples of such analog signal processing functions are filtering or sensor signal conditioning. In g- eral, analog and mixed-signal processing is indispensable when interfacing the real world (i.e., analog signals) to computers (i.e., digital data processing) | ||
650 | 4 | |a Engineering | |
650 | 4 | |a Circuits and Systems | |
650 | 4 | |a Computer Hardware | |
650 | 4 | |a Electrical Engineering | |
650 | 4 | |a Mechanical Engineering | |
650 | 4 | |a Engineering | |
650 | 4 | |a Computer hardware | |
650 | 4 | |a Mechanical engineering | |
650 | 4 | |a Electrical engineering | |
650 | 4 | |a Electronic circuits | |
650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Mixed-Signal-Schaltung |0 (DE-588)4756481-7 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a VHDL-AMS |0 (DE-588)4730081-4 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Mixed-Signal-Schaltung |0 (DE-588)4756481-7 |D s |
689 | 0 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
689 | 0 | 2 | |a VHDL-AMS |0 (DE-588)4730081-4 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9780792375982 |
856 | 4 | 0 | |u https://doi.org/10.1007/b100814 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
912 | |a ZDB-2-ENG | ||
940 | 1 | |q ZDB-2-ENG_2000/2004 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-030538242 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
966 | e | |u https://doi.org/10.1007/b100814 |l FHI01 |p ZDB-2-ENG |q ZDB-2-ENG_2000/2004 |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/b100814 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804178818658729984 |
---|---|
any_adam_object | |
author | Huss, Sorin A. |
author_facet | Huss, Sorin A. |
author_role | aut |
author_sort | Huss, Sorin A. |
author_variant | s a h sa sah |
building | Verbundindex |
bvnumber | BV045148543 |
classification_rvk | ST 195 ST 250 ZN 4900 |
collection | ZDB-2-ENG |
ctrlnum | (ZDB-2-ENG)978-0-306-48101-7 (OCoLC)1050944965 (DE-599)BVBBV045148543 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
doi_str_mv | 10.1007/b100814 |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03856nmm a2200637zcb4500</leader><controlfield tag="001">BV045148543</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180827s2001 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780306481017</subfield><subfield code="9">978-0-306-48101-7</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/b100814</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-0-306-48101-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1050944965</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045148543</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 195</subfield><subfield code="0">(DE-625)143608:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4900</subfield><subfield code="0">(DE-625)157417:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Huss, Sorin A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Model Engineering in Mixed-Signal Circuit Design</subfield><subfield code="b">A Guide to Generating Accurate Behavioral Models in VHDL-AMS</subfield><subfield code="c">by Sorin A. Huss</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">2001</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XVIII, 162 p)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The International Series in Engineering and Computer Science</subfield><subfield code="v">649</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Model engineering is an important activity within the design flow of in- grated circuits and signal processing systems. This activity is not new at all in computer engineering, however, and takes a central role in practice. Model engineering of digital systems is based on agreed concepts of abstraction - erarchies for design object representations as well as the expressive power of hardware description languages (HDL). Since their gradual introduction over time HDL have proved to form the foundation of design methodologies and related design flows. Design automation tools for simulation, synthesis, test generation, and, last but not least, for formal proof purposes rely heavily on standardized digital HDL such as Verilog and VHDL. In contrast to purely digital systems there is an increasing need to design and implement integrated systems which exploit more and more mixed-signal functional blocks such as A/D and D/A converters or phase locked loops. Even purely analog blocks celebrate their resurrection in integrated systems design because of their unique efficiency when is comes to power consumption - quirements, for example, or complexity limitations. Examples of such analog signal processing functions are filtering or sensor signal conditioning. In g- eral, analog and mixed-signal processing is indispensable when interfacing the real world (i.e., analog signals) to computers (i.e., digital data processing)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer Hardware</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mechanical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer hardware</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mechanical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mixed-Signal-Schaltung</subfield><subfield code="0">(DE-588)4756481-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL-AMS</subfield><subfield code="0">(DE-588)4730081-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Mixed-Signal-Schaltung</subfield><subfield code="0">(DE-588)4756481-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">VHDL-AMS</subfield><subfield code="0">(DE-588)4730081-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9780792375982</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/b100814</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_2000/2004</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030538242</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b100814</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b100814</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV045148543 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T08:10:01Z |
institution | BVB |
isbn | 9780306481017 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030538242 |
oclc_num | 1050944965 |
open_access_boolean | |
owner | DE-573 DE-634 |
owner_facet | DE-573 DE-634 |
physical | 1 Online-Ressource (XVIII, 162 p) |
psigel | ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_Archiv |
publishDate | 2001 |
publishDateSearch | 2001 |
publishDateSort | 2001 |
publisher | Springer US |
record_format | marc |
series2 | The International Series in Engineering and Computer Science |
spelling | Huss, Sorin A. Verfasser aut Model Engineering in Mixed-Signal Circuit Design A Guide to Generating Accurate Behavioral Models in VHDL-AMS by Sorin A. Huss Boston, MA Springer US 2001 1 Online-Ressource (XVIII, 162 p) txt rdacontent c rdamedia cr rdacarrier The International Series in Engineering and Computer Science 649 Model engineering is an important activity within the design flow of in- grated circuits and signal processing systems. This activity is not new at all in computer engineering, however, and takes a central role in practice. Model engineering of digital systems is based on agreed concepts of abstraction - erarchies for design object representations as well as the expressive power of hardware description languages (HDL). Since their gradual introduction over time HDL have proved to form the foundation of design methodologies and related design flows. Design automation tools for simulation, synthesis, test generation, and, last but not least, for formal proof purposes rely heavily on standardized digital HDL such as Verilog and VHDL. In contrast to purely digital systems there is an increasing need to design and implement integrated systems which exploit more and more mixed-signal functional blocks such as A/D and D/A converters or phase locked loops. Even purely analog blocks celebrate their resurrection in integrated systems design because of their unique efficiency when is comes to power consumption - quirements, for example, or complexity limitations. Examples of such analog signal processing functions are filtering or sensor signal conditioning. In g- eral, analog and mixed-signal processing is indispensable when interfacing the real world (i.e., analog signals) to computers (i.e., digital data processing) Engineering Circuits and Systems Computer Hardware Electrical Engineering Mechanical Engineering Computer hardware Mechanical engineering Electrical engineering Electronic circuits Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Mixed-Signal-Schaltung (DE-588)4756481-7 gnd rswk-swf VHDL-AMS (DE-588)4730081-4 gnd rswk-swf Mixed-Signal-Schaltung (DE-588)4756481-7 s Schaltungsentwurf (DE-588)4179389-4 s VHDL-AMS (DE-588)4730081-4 s 1\p DE-604 Erscheint auch als Druck-Ausgabe 9780792375982 https://doi.org/10.1007/b100814 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Huss, Sorin A. Model Engineering in Mixed-Signal Circuit Design A Guide to Generating Accurate Behavioral Models in VHDL-AMS Engineering Circuits and Systems Computer Hardware Electrical Engineering Mechanical Engineering Computer hardware Mechanical engineering Electrical engineering Electronic circuits Schaltungsentwurf (DE-588)4179389-4 gnd Mixed-Signal-Schaltung (DE-588)4756481-7 gnd VHDL-AMS (DE-588)4730081-4 gnd |
subject_GND | (DE-588)4179389-4 (DE-588)4756481-7 (DE-588)4730081-4 |
title | Model Engineering in Mixed-Signal Circuit Design A Guide to Generating Accurate Behavioral Models in VHDL-AMS |
title_auth | Model Engineering in Mixed-Signal Circuit Design A Guide to Generating Accurate Behavioral Models in VHDL-AMS |
title_exact_search | Model Engineering in Mixed-Signal Circuit Design A Guide to Generating Accurate Behavioral Models in VHDL-AMS |
title_full | Model Engineering in Mixed-Signal Circuit Design A Guide to Generating Accurate Behavioral Models in VHDL-AMS by Sorin A. Huss |
title_fullStr | Model Engineering in Mixed-Signal Circuit Design A Guide to Generating Accurate Behavioral Models in VHDL-AMS by Sorin A. Huss |
title_full_unstemmed | Model Engineering in Mixed-Signal Circuit Design A Guide to Generating Accurate Behavioral Models in VHDL-AMS by Sorin A. Huss |
title_short | Model Engineering in Mixed-Signal Circuit Design |
title_sort | model engineering in mixed signal circuit design a guide to generating accurate behavioral models in vhdl ams |
title_sub | A Guide to Generating Accurate Behavioral Models in VHDL-AMS |
topic | Engineering Circuits and Systems Computer Hardware Electrical Engineering Mechanical Engineering Computer hardware Mechanical engineering Electrical engineering Electronic circuits Schaltungsentwurf (DE-588)4179389-4 gnd Mixed-Signal-Schaltung (DE-588)4756481-7 gnd VHDL-AMS (DE-588)4730081-4 gnd |
topic_facet | Engineering Circuits and Systems Computer Hardware Electrical Engineering Mechanical Engineering Computer hardware Mechanical engineering Electrical engineering Electronic circuits Schaltungsentwurf Mixed-Signal-Schaltung VHDL-AMS |
url | https://doi.org/10.1007/b100814 |
work_keys_str_mv | AT husssorina modelengineeringinmixedsignalcircuitdesignaguidetogeneratingaccuratebehavioralmodelsinvhdlams |