Logic-timing simulation and the degradation delay model:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
London
Imperial College Press
c2006
|
Schlagworte: | |
Beschreibung: | xvii, 267 p. |
ISBN: | 1860945899 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV044836723 | ||
003 | DE-604 | ||
005 | 20180305 | ||
007 | cr|uuu---uuuuu | ||
008 | 180305s2006 |||| o||u| ||||||eng d | ||
020 | |a 1860945899 |9 1-86094-589-9 | ||
035 | |a (ZDB-38-ESG)ebr10173984 | ||
035 | |a (OCoLC)191818232 | ||
035 | |a (DE-599)BVBBV044836723 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
100 | 1 | |a Bellido, Manuel J. |d 1964- |e Verfasser |4 aut | |
245 | 1 | 0 | |a Logic-timing simulation and the degradation delay model |c Manuel J. Bellido, Jorge Juan, Manuel Valencia |
264 | 1 | |a London |b Imperial College Press |c c2006 | |
300 | |a xvii, 267 p. | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
505 | 8 | |a Includes bibliographical references and index | |
650 | 4 | |a Computer simulation | |
650 | 4 | |a Mathematical models | |
700 | 1 | |a Juan Chico, Jorge |e Sonstige |4 oth | |
700 | 1 | |a Valencia, Manuel |e Sonstige |4 oth | |
912 | |a ZDB-38-ESG | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-030231586 |
Datensatz im Suchindex
_version_ | 1804178341864931328 |
---|---|
any_adam_object | |
author | Bellido, Manuel J. 1964- |
author_facet | Bellido, Manuel J. 1964- |
author_role | aut |
author_sort | Bellido, Manuel J. 1964- |
author_variant | m j b mj mjb |
building | Verbundindex |
bvnumber | BV044836723 |
collection | ZDB-38-ESG |
contents | Includes bibliographical references and index |
ctrlnum | (ZDB-38-ESG)ebr10173984 (OCoLC)191818232 (DE-599)BVBBV044836723 |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01049nmm a2200325zc 4500</leader><controlfield tag="001">BV044836723</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20180305 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180305s2006 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1860945899</subfield><subfield code="9">1-86094-589-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-38-ESG)ebr10173984</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)191818232</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044836723</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bellido, Manuel J.</subfield><subfield code="d">1964-</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Logic-timing simulation and the degradation delay model</subfield><subfield code="c">Manuel J. Bellido, Jorge Juan, Manuel Valencia</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">London</subfield><subfield code="b">Imperial College Press</subfield><subfield code="c">c2006</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xvii, 267 p.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer simulation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mathematical models</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Juan Chico, Jorge</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Valencia, Manuel</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-38-ESG</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030231586</subfield></datafield></record></collection> |
id | DE-604.BV044836723 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T08:02:26Z |
institution | BVB |
isbn | 1860945899 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030231586 |
oclc_num | 191818232 |
open_access_boolean | |
physical | xvii, 267 p. |
psigel | ZDB-38-ESG |
publishDate | 2006 |
publishDateSearch | 2006 |
publishDateSort | 2006 |
publisher | Imperial College Press |
record_format | marc |
spelling | Bellido, Manuel J. 1964- Verfasser aut Logic-timing simulation and the degradation delay model Manuel J. Bellido, Jorge Juan, Manuel Valencia London Imperial College Press c2006 xvii, 267 p. txt rdacontent c rdamedia cr rdacarrier Includes bibliographical references and index Computer simulation Mathematical models Juan Chico, Jorge Sonstige oth Valencia, Manuel Sonstige oth |
spellingShingle | Bellido, Manuel J. 1964- Logic-timing simulation and the degradation delay model Includes bibliographical references and index Computer simulation Mathematical models |
title | Logic-timing simulation and the degradation delay model |
title_auth | Logic-timing simulation and the degradation delay model |
title_exact_search | Logic-timing simulation and the degradation delay model |
title_full | Logic-timing simulation and the degradation delay model Manuel J. Bellido, Jorge Juan, Manuel Valencia |
title_fullStr | Logic-timing simulation and the degradation delay model Manuel J. Bellido, Jorge Juan, Manuel Valencia |
title_full_unstemmed | Logic-timing simulation and the degradation delay model Manuel J. Bellido, Jorge Juan, Manuel Valencia |
title_short | Logic-timing simulation and the degradation delay model |
title_sort | logic timing simulation and the degradation delay model |
topic | Computer simulation Mathematical models |
topic_facet | Computer simulation Mathematical models |
work_keys_str_mv | AT bellidomanuelj logictimingsimulationandthedegradationdelaymodel AT juanchicojorge logictimingsimulationandthedegradationdelaymodel AT valenciamanuel logictimingsimulationandthedegradationdelaymodel |