System-On-A-Chip verification: methodology and techniques
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Boston, MA
Kluwer Academic Publishers
c2001
|
Schlagworte: | |
Beschreibung: | xiii, 372 p. |
ISBN: | 0792372794 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV044830644 | ||
003 | DE-604 | ||
005 | 20180305 | ||
007 | cr|uuu---uuuuu | ||
008 | 180305s2001 |||| o||u| ||||||eng d | ||
020 | |a 0792372794 |c alk. paper |9 0-7923-7279-4 | ||
035 | |a (ZDB-38-ESG)ebr10048276 | ||
035 | |a (OCoLC)55664069 | ||
035 | |a (DE-599)BVBBV044830644 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
082 | 0 | |a 621.39/5 |2 21 | |
100 | 1 | |a Rashinkar, Prakash |d 1960- |e Verfasser |4 aut | |
245 | 1 | 0 | |a System-On-A-Chip verification |b methodology and techniques |c Prakash Rashinkar, Peter Paterson, Leena Singh |
264 | 1 | |a Boston, MA |b Kluwer Academic Publishers |c c2001 | |
300 | |a xiii, 372 p. | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
505 | 8 | |a Includes bibliographical references and index | |
650 | 4 | |a System design | |
650 | 4 | |a Electronic digital computers |x Design and construction | |
650 | 4 | |a Computer software |x Development | |
650 | 0 | 7 | |a Softwareentwicklung |0 (DE-588)4116522-6 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Hardwareverifikation |0 (DE-588)4214982-4 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Softwareentwicklung |0 (DE-588)4116522-6 |D s |
689 | 0 | 1 | |a Hardwareverifikation |0 (DE-588)4214982-4 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
700 | 1 | |a Paterson, Peter |d 1955- |e Sonstige |4 oth | |
700 | 1 | |a Singh, Leena |d 1971- |e Sonstige |4 oth | |
912 | |a ZDB-38-ESG | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-030225507 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804178331426357248 |
---|---|
any_adam_object | |
author | Rashinkar, Prakash 1960- |
author_facet | Rashinkar, Prakash 1960- |
author_role | aut |
author_sort | Rashinkar, Prakash 1960- |
author_variant | p r pr |
building | Verbundindex |
bvnumber | BV044830644 |
collection | ZDB-38-ESG |
contents | Includes bibliographical references and index |
ctrlnum | (ZDB-38-ESG)ebr10048276 (OCoLC)55664069 (DE-599)BVBBV044830644 |
dewey-full | 621.39/5 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.39/5 |
dewey-search | 621.39/5 |
dewey-sort | 3621.39 15 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01554nmm a2200421zc 4500</leader><controlfield tag="001">BV044830644</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20180305 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180305s2001 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792372794</subfield><subfield code="c">alk. paper</subfield><subfield code="9">0-7923-7279-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-38-ESG)ebr10048276</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)55664069</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044830644</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">21</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Rashinkar, Prakash</subfield><subfield code="d">1960-</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">System-On-A-Chip verification</subfield><subfield code="b">methodology and techniques</subfield><subfield code="c">Prakash Rashinkar, Peter Paterson, Leena Singh</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Kluwer Academic Publishers</subfield><subfield code="c">c2001</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xiii, 372 p.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">System design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer software</subfield><subfield code="x">Development</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Softwareentwicklung</subfield><subfield code="0">(DE-588)4116522-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Softwareentwicklung</subfield><subfield code="0">(DE-588)4116522-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Paterson, Peter</subfield><subfield code="d">1955-</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Singh, Leena</subfield><subfield code="d">1971-</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-38-ESG</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030225507</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
id | DE-604.BV044830644 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T08:02:16Z |
institution | BVB |
isbn | 0792372794 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030225507 |
oclc_num | 55664069 |
open_access_boolean | |
physical | xiii, 372 p. |
psigel | ZDB-38-ESG |
publishDate | 2001 |
publishDateSearch | 2001 |
publishDateSort | 2001 |
publisher | Kluwer Academic Publishers |
record_format | marc |
spelling | Rashinkar, Prakash 1960- Verfasser aut System-On-A-Chip verification methodology and techniques Prakash Rashinkar, Peter Paterson, Leena Singh Boston, MA Kluwer Academic Publishers c2001 xiii, 372 p. txt rdacontent c rdamedia cr rdacarrier Includes bibliographical references and index System design Electronic digital computers Design and construction Computer software Development Softwareentwicklung (DE-588)4116522-6 gnd rswk-swf Hardwareverifikation (DE-588)4214982-4 gnd rswk-swf Softwareentwicklung (DE-588)4116522-6 s Hardwareverifikation (DE-588)4214982-4 s 1\p DE-604 Paterson, Peter 1955- Sonstige oth Singh, Leena 1971- Sonstige oth 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Rashinkar, Prakash 1960- System-On-A-Chip verification methodology and techniques Includes bibliographical references and index System design Electronic digital computers Design and construction Computer software Development Softwareentwicklung (DE-588)4116522-6 gnd Hardwareverifikation (DE-588)4214982-4 gnd |
subject_GND | (DE-588)4116522-6 (DE-588)4214982-4 |
title | System-On-A-Chip verification methodology and techniques |
title_auth | System-On-A-Chip verification methodology and techniques |
title_exact_search | System-On-A-Chip verification methodology and techniques |
title_full | System-On-A-Chip verification methodology and techniques Prakash Rashinkar, Peter Paterson, Leena Singh |
title_fullStr | System-On-A-Chip verification methodology and techniques Prakash Rashinkar, Peter Paterson, Leena Singh |
title_full_unstemmed | System-On-A-Chip verification methodology and techniques Prakash Rashinkar, Peter Paterson, Leena Singh |
title_short | System-On-A-Chip verification |
title_sort | system on a chip verification methodology and techniques |
title_sub | methodology and techniques |
topic | System design Electronic digital computers Design and construction Computer software Development Softwareentwicklung (DE-588)4116522-6 gnd Hardwareverifikation (DE-588)4214982-4 gnd |
topic_facet | System design Electronic digital computers Design and construction Computer software Development Softwareentwicklung Hardwareverifikation |
work_keys_str_mv | AT rashinkarprakash systemonachipverificationmethodologyandtechniques AT patersonpeter systemonachipverificationmethodologyandtechniques AT singhleena systemonachipverificationmethodologyandtechniques |