Systematic design of analog CMOS circuits: using pre-computed lookup tables
Discover a fresh approach to efficient and insight-driven analog integrated circuit design in nanoscale-CMOS with this hands-on guide. Expert authors present a sizing methodology that employs SPICE-generated lookup tables, enabling close agreement between hand analysis and simulation. This enables t...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Cambridge
Cambridge University Press
2017
|
| Schlagworte: | |
| Online-Zugang: | BSB01 FHN01 UBY01 UER01 Volltext |
| Zusammenfassung: | Discover a fresh approach to efficient and insight-driven analog integrated circuit design in nanoscale-CMOS with this hands-on guide. Expert authors present a sizing methodology that employs SPICE-generated lookup tables, enabling close agreement between hand analysis and simulation. This enables the exploration of analog circuit tradeoffs using the gm/ID ratio as a central variable in script-based design flows, and eliminates time-consuming iterations in a circuit simulator. Supported by downloadable MATLAB code, and including over forty detailed worked examples, this book will provide professional analog circuit designers, researchers, and graduate students with the theoretical know-how and practical tools needed to acquire a systematic and re-use oriented design style for analog integrated circuits in modern CMOS. |
| Beschreibung: | 1 Online-Ressource |
| ISBN: | 9781108125840 |
| DOI: | 10.1017/9781108125840 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV044727929 | ||
| 003 | DE-604 | ||
| 005 | 20231212 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 180124s2017 |||| o||u| ||||||eng d | ||
| 020 | |a 9781108125840 |c Online |9 978-1-108-12584-0 | ||
| 024 | 7 | |a 10.1017/9781108125840 |2 doi | |
| 035 | |a (ZDB-20-CBO)CR9781108125840 | ||
| 035 | |a (OCoLC)1012745434 | ||
| 035 | |a (DE-599)BVBBV044727929 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-92 |a DE-29 |a DE-12 |a DE-706 | ||
| 082 | 0 | |a 621.39732 |2 23 | |
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 084 | |a ZN 4960 |0 (DE-625)157426: |2 rvk | ||
| 100 | 1 | |a Jespers, Paul G. A. |e Verfasser |0 (DE-588)1171843682 |4 aut | |
| 245 | 1 | 0 | |a Systematic design of analog CMOS circuits |b using pre-computed lookup tables |c Paul G. A. Jespers, Boris Murmann |
| 264 | 1 | |a Cambridge |b Cambridge University Press |c 2017 | |
| 300 | |a 1 Online-Ressource | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 520 | |a Discover a fresh approach to efficient and insight-driven analog integrated circuit design in nanoscale-CMOS with this hands-on guide. Expert authors present a sizing methodology that employs SPICE-generated lookup tables, enabling close agreement between hand analysis and simulation. This enables the exploration of analog circuit tradeoffs using the gm/ID ratio as a central variable in script-based design flows, and eliminates time-consuming iterations in a circuit simulator. Supported by downloadable MATLAB code, and including over forty detailed worked examples, this book will provide professional analog circuit designers, researchers, and graduate students with the theoretical know-how and practical tools needed to acquire a systematic and re-use oriented design style for analog integrated circuits in modern CMOS. | ||
| 650 | 4 | |a Metal oxide semiconductors, Complementary |x Design and construction | |
| 650 | 4 | |a Low voltage integrated circuits |x Design and construction | |
| 650 | 4 | |a Linear integrated circuits |x Design and construction | |
| 650 | 0 | 7 | |a CMOS |0 (DE-588)4010319-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a CMOS |0 (DE-588)4010319-5 |D s |
| 689 | 0 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | |5 DE-604 | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 9781107192256 |
| 856 | 4 | 0 | |u https://doi.org/10.1017/9781108125840 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-20-CBO | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030124053 | ||
| 966 | e | |u https://doi.org/10.1017/9781108125840 |l BSB01 |p ZDB-20-CBO |q BSB_PDA_CBO |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1017/9781108125840 |l FHN01 |p ZDB-20-CBO |q FHN_PDA_CBO_Kauf |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1017/9781108125840 |l UBY01 |p ZDB-20-CBO |q UBY_PDA_CBO_Kauf22 |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1017/9781108125840 |l UER01 |p ZDB-20-CBO |q UER_PDA_CBO_Kauf |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804178221278691328 |
|---|---|
| any_adam_object | |
| author | Jespers, Paul G. A. |
| author_GND | (DE-588)1171843682 |
| author_facet | Jespers, Paul G. A. |
| author_role | aut |
| author_sort | Jespers, Paul G. A. |
| author_variant | p g a j pga pgaj |
| building | Verbundindex |
| bvnumber | BV044727929 |
| classification_rvk | ZN 4904 ZN 4960 |
| collection | ZDB-20-CBO |
| ctrlnum | (ZDB-20-CBO)CR9781108125840 (OCoLC)1012745434 (DE-599)BVBBV044727929 |
| dewey-full | 621.39732 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39732 |
| dewey-search | 621.39732 |
| dewey-sort | 3621.39732 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| doi_str_mv | 10.1017/9781108125840 |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03006nmm a2200505zc 4500</leader><controlfield tag="001">BV044727929</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20231212 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180124s2017 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781108125840</subfield><subfield code="c">Online</subfield><subfield code="9">978-1-108-12584-0</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1017/9781108125840</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-20-CBO)CR9781108125840</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1012745434</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044727929</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-92</subfield><subfield code="a">DE-29</subfield><subfield code="a">DE-12</subfield><subfield code="a">DE-706</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39732</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4960</subfield><subfield code="0">(DE-625)157426:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Jespers, Paul G. A.</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1171843682</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Systematic design of analog CMOS circuits</subfield><subfield code="b">using pre-computed lookup tables</subfield><subfield code="c">Paul G. A. Jespers, Boris Murmann</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge</subfield><subfield code="b">Cambridge University Press</subfield><subfield code="c">2017</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Discover a fresh approach to efficient and insight-driven analog integrated circuit design in nanoscale-CMOS with this hands-on guide. Expert authors present a sizing methodology that employs SPICE-generated lookup tables, enabling close agreement between hand analysis and simulation. This enables the exploration of analog circuit tradeoffs using the gm/ID ratio as a central variable in script-based design flows, and eliminates time-consuming iterations in a circuit simulator. Supported by downloadable MATLAB code, and including over forty detailed worked examples, this book will provide professional analog circuit designers, researchers, and graduate students with the theoretical know-how and practical tools needed to acquire a systematic and re-use oriented design style for analog integrated circuits in modern CMOS.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductors, Complementary</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Low voltage integrated circuits</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Linear integrated circuits</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">9781107192256</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1017/9781108125840</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-20-CBO</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030124053</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1017/9781108125840</subfield><subfield code="l">BSB01</subfield><subfield code="p">ZDB-20-CBO</subfield><subfield code="q">BSB_PDA_CBO</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1017/9781108125840</subfield><subfield code="l">FHN01</subfield><subfield code="p">ZDB-20-CBO</subfield><subfield code="q">FHN_PDA_CBO_Kauf</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1017/9781108125840</subfield><subfield code="l">UBY01</subfield><subfield code="p">ZDB-20-CBO</subfield><subfield code="q">UBY_PDA_CBO_Kauf22</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1017/9781108125840</subfield><subfield code="l">UER01</subfield><subfield code="p">ZDB-20-CBO</subfield><subfield code="q">UER_PDA_CBO_Kauf</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV044727929 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T08:00:31Z |
| institution | BVB |
| isbn | 9781108125840 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030124053 |
| oclc_num | 1012745434 |
| open_access_boolean | |
| owner | DE-92 DE-29 DE-12 DE-706 |
| owner_facet | DE-92 DE-29 DE-12 DE-706 |
| physical | 1 Online-Ressource |
| psigel | ZDB-20-CBO ZDB-20-CBO BSB_PDA_CBO ZDB-20-CBO FHN_PDA_CBO_Kauf ZDB-20-CBO UBY_PDA_CBO_Kauf22 ZDB-20-CBO UER_PDA_CBO_Kauf |
| publishDate | 2017 |
| publishDateSearch | 2017 |
| publishDateSort | 2017 |
| publisher | Cambridge University Press |
| record_format | marc |
| spelling | Jespers, Paul G. A. Verfasser (DE-588)1171843682 aut Systematic design of analog CMOS circuits using pre-computed lookup tables Paul G. A. Jespers, Boris Murmann Cambridge Cambridge University Press 2017 1 Online-Ressource txt rdacontent c rdamedia cr rdacarrier Discover a fresh approach to efficient and insight-driven analog integrated circuit design in nanoscale-CMOS with this hands-on guide. Expert authors present a sizing methodology that employs SPICE-generated lookup tables, enabling close agreement between hand analysis and simulation. This enables the exploration of analog circuit tradeoffs using the gm/ID ratio as a central variable in script-based design flows, and eliminates time-consuming iterations in a circuit simulator. Supported by downloadable MATLAB code, and including over forty detailed worked examples, this book will provide professional analog circuit designers, researchers, and graduate students with the theoretical know-how and practical tools needed to acquire a systematic and re-use oriented design style for analog integrated circuits in modern CMOS. Metal oxide semiconductors, Complementary Design and construction Low voltage integrated circuits Design and construction Linear integrated circuits Design and construction CMOS (DE-588)4010319-5 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf CMOS (DE-588)4010319-5 s Schaltungsentwurf (DE-588)4179389-4 s DE-604 Erscheint auch als Druck-Ausgabe, Hardcover 9781107192256 https://doi.org/10.1017/9781108125840 Verlag URL des Erstveröffentlichers Volltext |
| spellingShingle | Jespers, Paul G. A. Systematic design of analog CMOS circuits using pre-computed lookup tables Metal oxide semiconductors, Complementary Design and construction Low voltage integrated circuits Design and construction Linear integrated circuits Design and construction CMOS (DE-588)4010319-5 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| subject_GND | (DE-588)4010319-5 (DE-588)4179389-4 |
| title | Systematic design of analog CMOS circuits using pre-computed lookup tables |
| title_auth | Systematic design of analog CMOS circuits using pre-computed lookup tables |
| title_exact_search | Systematic design of analog CMOS circuits using pre-computed lookup tables |
| title_full | Systematic design of analog CMOS circuits using pre-computed lookup tables Paul G. A. Jespers, Boris Murmann |
| title_fullStr | Systematic design of analog CMOS circuits using pre-computed lookup tables Paul G. A. Jespers, Boris Murmann |
| title_full_unstemmed | Systematic design of analog CMOS circuits using pre-computed lookup tables Paul G. A. Jespers, Boris Murmann |
| title_short | Systematic design of analog CMOS circuits |
| title_sort | systematic design of analog cmos circuits using pre computed lookup tables |
| title_sub | using pre-computed lookup tables |
| topic | Metal oxide semiconductors, Complementary Design and construction Low voltage integrated circuits Design and construction Linear integrated circuits Design and construction CMOS (DE-588)4010319-5 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| topic_facet | Metal oxide semiconductors, Complementary Design and construction Low voltage integrated circuits Design and construction Linear integrated circuits Design and construction CMOS Schaltungsentwurf |
| url | https://doi.org/10.1017/9781108125840 |
| work_keys_str_mv | AT jesperspaulga systematicdesignofanalogcmoscircuitsusingprecomputedlookuptables |