Algorithmic aspects of VLSI layout:
In the past two decades, research in VLSI physical design has been directed toward automation of layout process. Since the cost of fabricating a circuit is a fast growing function of the circuit area, circuit layout techniques are developed with an aim to produce layouts with small areas. Other crit...
Gespeichert in:
Format: | Elektronisch E-Book |
---|---|
Sprache: | English |
Veröffentlicht: |
Singapore
World Scientific Pub. Co.
c1993
|
Schriftenreihe: | Lecture notes series on computing
v. 2 |
Schlagworte: | |
Online-Zugang: | FHN01 Volltext |
Zusammenfassung: | In the past two decades, research in VLSI physical design has been directed toward automation of layout process. Since the cost of fabricating a circuit is a fast growing function of the circuit area, circuit layout techniques are developed with an aim to produce layouts with small areas. Other criteria of optimality such as delay and via minimization need to be taken into consideration. This book includes 14 articles that deal with various stages of the VLSI layout problem. It covers topics including partitioning, floorplanning, placement, global routing, detailed routing and layout verification. Some of the chapters are review articles, giving the state-of-the-art of the problems related to timing driven placement, global and detailed routing, and circuit partitioning. The rest of the book contains research articles, giving recent findings of new approaches to the above-mentioned problems. They are all written by leading experts in the field. This book will serve as good references for both researchers and professionals who work in this field |
Beschreibung: | x, 397 p. ill |
ISBN: | 9789812794468 |
Internformat
MARC
LEADER | 00000nmm a2200000zcb4500 | ||
---|---|---|---|
001 | BV044635615 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 171120s1993 |||| o||u| ||||||eng d | ||
020 | |a 9789812794468 |c electronic bk. |9 978-981-279-446-8 | ||
024 | 7 | |a 10.1142/2105 |2 doi | |
035 | |a (ZDB-124-WOP)00005434 | ||
035 | |a (OCoLC)1012664891 | ||
035 | |a (DE-599)BVBBV044635615 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
049 | |a DE-92 | ||
082 | 0 | |a 621.395 |2 22 | |
245 | 1 | 0 | |a Algorithmic aspects of VLSI layout |c edited by Majid Sarrafzadeh, D.T. Lee |
264 | 1 | |a Singapore |b World Scientific Pub. Co. |c c1993 | |
300 | |a x, 397 p. |b ill | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
490 | 0 | |a Lecture notes series on computing |v v. 2 | |
520 | |a In the past two decades, research in VLSI physical design has been directed toward automation of layout process. Since the cost of fabricating a circuit is a fast growing function of the circuit area, circuit layout techniques are developed with an aim to produce layouts with small areas. Other criteria of optimality such as delay and via minimization need to be taken into consideration. This book includes 14 articles that deal with various stages of the VLSI layout problem. It covers topics including partitioning, floorplanning, placement, global routing, detailed routing and layout verification. Some of the chapters are review articles, giving the state-of-the-art of the problems related to timing driven placement, global and detailed routing, and circuit partitioning. The rest of the book contains research articles, giving recent findings of new approaches to the above-mentioned problems. They are all written by leading experts in the field. This book will serve as good references for both researchers and professionals who work in this field | ||
650 | 4 | |a Integrated circuits / Very large scale integration / Computer-aided design | |
650 | 4 | |a Algorithms | |
650 | 4 | |a Integrated circuit layout | |
700 | 1 | |a Sarrafzadeh, Majid |e Sonstige |4 oth | |
700 | 1 | |a Lee, Der-Tsai |e Sonstige |4 oth | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 981021488X |
856 | 4 | 0 | |u http://www.worldscientific.com/worldscibooks/10.1142/2105#t=toc |x Verlag |z URL des Erstveroeffentlichers |3 Volltext |
912 | |a ZDB-124-WOP | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-030033587 | ||
966 | e | |u http://www.worldscientific.com/worldscibooks/10.1142/2105#t=toc |l FHN01 |p ZDB-124-WOP |q FHN_PDA_WOP |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804178048920059904 |
---|---|
any_adam_object | |
building | Verbundindex |
bvnumber | BV044635615 |
collection | ZDB-124-WOP |
ctrlnum | (ZDB-124-WOP)00005434 (OCoLC)1012664891 (DE-599)BVBBV044635615 |
dewey-full | 621.395 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.395 |
dewey-search | 621.395 |
dewey-sort | 3621.395 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02555nmm a2200409zcb4500</leader><controlfield tag="001">BV044635615</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">171120s1993 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9789812794468</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">978-981-279-446-8</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1142/2105</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-124-WOP)00005434</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1012664891</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044635615</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-92</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">22</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Algorithmic aspects of VLSI layout</subfield><subfield code="c">edited by Majid Sarrafzadeh, D.T. Lee</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Singapore</subfield><subfield code="b">World Scientific Pub. Co.</subfield><subfield code="c">c1993</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">x, 397 p.</subfield><subfield code="b">ill</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Lecture notes series on computing</subfield><subfield code="v">v. 2</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">In the past two decades, research in VLSI physical design has been directed toward automation of layout process. Since the cost of fabricating a circuit is a fast growing function of the circuit area, circuit layout techniques are developed with an aim to produce layouts with small areas. Other criteria of optimality such as delay and via minimization need to be taken into consideration. This book includes 14 articles that deal with various stages of the VLSI layout problem. It covers topics including partitioning, floorplanning, placement, global routing, detailed routing and layout verification. Some of the chapters are review articles, giving the state-of-the-art of the problems related to timing driven placement, global and detailed routing, and circuit partitioning. The rest of the book contains research articles, giving recent findings of new approaches to the above-mentioned problems. They are all written by leading experts in the field. This book will serve as good references for both researchers and professionals who work in this field</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits / Very large scale integration / Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Algorithms</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuit layout</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sarrafzadeh, Majid</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Lee, Der-Tsai</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">981021488X</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://www.worldscientific.com/worldscibooks/10.1142/2105#t=toc</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveroeffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-124-WOP</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030033587</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://www.worldscientific.com/worldscibooks/10.1142/2105#t=toc</subfield><subfield code="l">FHN01</subfield><subfield code="p">ZDB-124-WOP</subfield><subfield code="q">FHN_PDA_WOP</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV044635615 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T07:57:47Z |
institution | BVB |
isbn | 9789812794468 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030033587 |
oclc_num | 1012664891 |
open_access_boolean | |
owner | DE-92 |
owner_facet | DE-92 |
physical | x, 397 p. ill |
psigel | ZDB-124-WOP ZDB-124-WOP FHN_PDA_WOP |
publishDate | 1993 |
publishDateSearch | 1993 |
publishDateSort | 1993 |
publisher | World Scientific Pub. Co. |
record_format | marc |
series2 | Lecture notes series on computing |
spelling | Algorithmic aspects of VLSI layout edited by Majid Sarrafzadeh, D.T. Lee Singapore World Scientific Pub. Co. c1993 x, 397 p. ill txt rdacontent c rdamedia cr rdacarrier Lecture notes series on computing v. 2 In the past two decades, research in VLSI physical design has been directed toward automation of layout process. Since the cost of fabricating a circuit is a fast growing function of the circuit area, circuit layout techniques are developed with an aim to produce layouts with small areas. Other criteria of optimality such as delay and via minimization need to be taken into consideration. This book includes 14 articles that deal with various stages of the VLSI layout problem. It covers topics including partitioning, floorplanning, placement, global routing, detailed routing and layout verification. Some of the chapters are review articles, giving the state-of-the-art of the problems related to timing driven placement, global and detailed routing, and circuit partitioning. The rest of the book contains research articles, giving recent findings of new approaches to the above-mentioned problems. They are all written by leading experts in the field. This book will serve as good references for both researchers and professionals who work in this field Integrated circuits / Very large scale integration / Computer-aided design Algorithms Integrated circuit layout Sarrafzadeh, Majid Sonstige oth Lee, Der-Tsai Sonstige oth Erscheint auch als Druck-Ausgabe 981021488X http://www.worldscientific.com/worldscibooks/10.1142/2105#t=toc Verlag URL des Erstveroeffentlichers Volltext |
spellingShingle | Algorithmic aspects of VLSI layout Integrated circuits / Very large scale integration / Computer-aided design Algorithms Integrated circuit layout |
title | Algorithmic aspects of VLSI layout |
title_auth | Algorithmic aspects of VLSI layout |
title_exact_search | Algorithmic aspects of VLSI layout |
title_full | Algorithmic aspects of VLSI layout edited by Majid Sarrafzadeh, D.T. Lee |
title_fullStr | Algorithmic aspects of VLSI layout edited by Majid Sarrafzadeh, D.T. Lee |
title_full_unstemmed | Algorithmic aspects of VLSI layout edited by Majid Sarrafzadeh, D.T. Lee |
title_short | Algorithmic aspects of VLSI layout |
title_sort | algorithmic aspects of vlsi layout |
topic | Integrated circuits / Very large scale integration / Computer-aided design Algorithms Integrated circuit layout |
topic_facet | Integrated circuits / Very large scale integration / Computer-aided design Algorithms Integrated circuit layout |
url | http://www.worldscientific.com/worldscibooks/10.1142/2105#t=toc |
work_keys_str_mv | AT sarrafzadehmajid algorithmicaspectsofvlsilayout AT leedertsai algorithmicaspectsofvlsilayout |