Design methodology for RF CMOS phase lock loops:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Boston
Artech House
c2009
|
| Schriftenreihe: | Artech House microwave library
|
| Schlagworte: | |
| Beschreibung: | Includes bibliographical references and index |
| Beschreibung: | xii, 226 p. |
| ISBN: | 1596933836 9781596933835 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV044187609 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 170220s2009 |||| o||u| ||||||eng d | ||
| 020 | |a 1596933836 |c cased |9 1-59693-383-6 | ||
| 020 | |a 9781596933835 |c cased |9 978-1-59693-383-5 | ||
| 035 | |a (ZDB-30-PAD)EBC456885 | ||
| 035 | |a (ZDB-89-EBL)EBL456885 | ||
| 035 | |a (OCoLC)535923707 | ||
| 035 | |a (DE-599)BVBBV044187609 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 621.3815364 | |
| 100 | 1 | |a Quemada, Carlos |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Design methodology for RF CMOS phase lock loops |c Carlos Quemada, Guillermo Bistué, Iñigo Adin |
| 264 | 1 | |a Boston |b Artech House |c c2009 | |
| 300 | |a xii, 226 p. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 490 | 0 | |a Artech House microwave library | |
| 500 | |a Includes bibliographical references and index | ||
| 650 | 4 | |a Metal oxide semiconductors, Complementary |x Design and construction | |
| 650 | 4 | |a Phase-locked loops |x Design and construction | |
| 700 | 1 | |a Adin, IIñigoigo |e Sonstige |4 oth | |
| 700 | 1 | |a Bistué, Guillermo |e Sonstige |4 oth | |
| 912 | |a ZDB-30-PAD | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-029594400 | ||
Datensatz im Suchindex
| _version_ | 1804177317213241344 |
|---|---|
| any_adam_object | |
| author | Quemada, Carlos |
| author_facet | Quemada, Carlos |
| author_role | aut |
| author_sort | Quemada, Carlos |
| author_variant | c q cq |
| building | Verbundindex |
| bvnumber | BV044187609 |
| collection | ZDB-30-PAD |
| ctrlnum | (ZDB-30-PAD)EBC456885 (ZDB-89-EBL)EBL456885 (OCoLC)535923707 (DE-599)BVBBV044187609 |
| dewey-full | 621.3815364 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815364 |
| dewey-search | 621.3815364 |
| dewey-sort | 3621.3815364 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01266nmm a2200373zc 4500</leader><controlfield tag="001">BV044187609</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">170220s2009 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1596933836</subfield><subfield code="c">cased</subfield><subfield code="9">1-59693-383-6</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781596933835</subfield><subfield code="c">cased</subfield><subfield code="9">978-1-59693-383-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-30-PAD)EBC456885</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-89-EBL)EBL456885</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)535923707</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044187609</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815364</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Quemada, Carlos</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design methodology for RF CMOS phase lock loops</subfield><subfield code="c">Carlos Quemada, Guillermo Bistué, Iñigo Adin</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston</subfield><subfield code="b">Artech House</subfield><subfield code="c">c2009</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xii, 226 p.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Artech House microwave library</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductors, Complementary</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Phase-locked loops</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Adin, IIñigoigo</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Bistué, Guillermo</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-PAD</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-029594400</subfield></datafield></record></collection> |
| id | DE-604.BV044187609 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:46:09Z |
| institution | BVB |
| isbn | 1596933836 9781596933835 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-029594400 |
| oclc_num | 535923707 |
| open_access_boolean | |
| physical | xii, 226 p. |
| psigel | ZDB-30-PAD |
| publishDate | 2009 |
| publishDateSearch | 2009 |
| publishDateSort | 2009 |
| publisher | Artech House |
| record_format | marc |
| series2 | Artech House microwave library |
| spelling | Quemada, Carlos Verfasser aut Design methodology for RF CMOS phase lock loops Carlos Quemada, Guillermo Bistué, Iñigo Adin Boston Artech House c2009 xii, 226 p. txt rdacontent c rdamedia cr rdacarrier Artech House microwave library Includes bibliographical references and index Metal oxide semiconductors, Complementary Design and construction Phase-locked loops Design and construction Adin, IIñigoigo Sonstige oth Bistué, Guillermo Sonstige oth |
| spellingShingle | Quemada, Carlos Design methodology for RF CMOS phase lock loops Metal oxide semiconductors, Complementary Design and construction Phase-locked loops Design and construction |
| title | Design methodology for RF CMOS phase lock loops |
| title_auth | Design methodology for RF CMOS phase lock loops |
| title_exact_search | Design methodology for RF CMOS phase lock loops |
| title_full | Design methodology for RF CMOS phase lock loops Carlos Quemada, Guillermo Bistué, Iñigo Adin |
| title_fullStr | Design methodology for RF CMOS phase lock loops Carlos Quemada, Guillermo Bistué, Iñigo Adin |
| title_full_unstemmed | Design methodology for RF CMOS phase lock loops Carlos Quemada, Guillermo Bistué, Iñigo Adin |
| title_short | Design methodology for RF CMOS phase lock loops |
| title_sort | design methodology for rf cmos phase lock loops |
| topic | Metal oxide semiconductors, Complementary Design and construction Phase-locked loops Design and construction |
| topic_facet | Metal oxide semiconductors, Complementary Design and construction Phase-locked loops Design and construction |
| work_keys_str_mv | AT quemadacarlos designmethodologyforrfcmosphaselockloops AT adiniinigoigo designmethodologyforrfcmosphaselockloops AT bistueguillermo designmethodologyforrfcmosphaselockloops |