Embedded SoPC design with NIOS II processor and Verilog examples:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Hoboken, N.J.
Wiley
c2012
|
| Schlagworte: | |
| Beschreibung: | Includes bibliographical references and index "This book explores the unique hardware programmability of FPGA (field-programmable gate array)-based embedded systems, using a learning-by-doing approach to introduce the concepts and techniques for embedded SoPC (system on a programmable chip) systems with Verilog. The book contains a large number of practical examples to illustrate and reinforce the hardware and software design concepts and techniques, as well as a complete code listing and experiment problems. The book is designed for upper-level undergraduate and entry-level graduate students in computer engineering, as well as practicing engineers"-- |
| Beschreibung: | xxxiii, 747 p. |
| ISBN: | 9781118309469 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV044160168 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 170217s2012 |||| o||u| ||||||eng d | ||
| 020 | |a 9781118309469 |c Online |9 978-1-118-30946-9 | ||
| 035 | |a (ZDB-30-PAD)EBC822053 | ||
| 035 | |a (ZDB-89-EBL)EBL822053 | ||
| 035 | |a (OCoLC)774024203 | ||
| 035 | |a (DE-599)BVBBV044160168 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 006.2/2 |2 23 | |
| 100 | 1 | |a Chu, Pong P. |d 1959- |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Embedded SoPC design with NIOS II processor and Verilog examples |c Pong P. Chu |
| 264 | 1 | |a Hoboken, N.J. |b Wiley |c c2012 | |
| 300 | |a xxxiii, 747 p. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Includes bibliographical references and index | ||
| 500 | |a "This book explores the unique hardware programmability of FPGA (field-programmable gate array)-based embedded systems, using a learning-by-doing approach to introduce the concepts and techniques for embedded SoPC (system on a programmable chip) systems with Verilog. The book contains a large number of practical examples to illustrate and reinforce the hardware and software design concepts and techniques, as well as a complete code listing and experiment problems. The book is designed for upper-level undergraduate and entry-level graduate students in computer engineering, as well as practicing engineers"-- | ||
| 505 | 0 | |a pt. I. Basic digital circuits development -- pt. II. Basic NIOS II software development -- pt. III. Custom I/O peripheral development -- pt. IV. Hardware accelerator case studies | |
| 650 | 4 | |a Embedded computer systems | |
| 650 | 4 | |a Field programmable gate arrays | |
| 650 | 4 | |a Verilog (Computer hardware description language) | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 978-1-118-01103-4 |
| 912 | |a ZDB-30-PAD | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-029567013 | ||
Datensatz im Suchindex
| _version_ | 1804177270552657920 |
|---|---|
| any_adam_object | |
| author | Chu, Pong P. 1959- |
| author_facet | Chu, Pong P. 1959- |
| author_role | aut |
| author_sort | Chu, Pong P. 1959- |
| author_variant | p p c pp ppc |
| building | Verbundindex |
| bvnumber | BV044160168 |
| collection | ZDB-30-PAD |
| contents | pt. I. Basic digital circuits development -- pt. II. Basic NIOS II software development -- pt. III. Custom I/O peripheral development -- pt. IV. Hardware accelerator case studies |
| ctrlnum | (ZDB-30-PAD)EBC822053 (ZDB-89-EBL)EBL822053 (OCoLC)774024203 (DE-599)BVBBV044160168 |
| dewey-full | 006.2/2 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 006 - Special computer methods |
| dewey-raw | 006.2/2 |
| dewey-search | 006.2/2 |
| dewey-sort | 16.2 12 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01978nmm a2200373zc 4500</leader><controlfield tag="001">BV044160168</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">170217s2012 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781118309469</subfield><subfield code="c">Online</subfield><subfield code="9">978-1-118-30946-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-30-PAD)EBC822053</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-89-EBL)EBL822053</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)774024203</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044160168</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">006.2/2</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Chu, Pong P.</subfield><subfield code="d">1959-</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Embedded SoPC design with NIOS II processor and Verilog examples</subfield><subfield code="c">Pong P. Chu</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Hoboken, N.J.</subfield><subfield code="b">Wiley</subfield><subfield code="c">c2012</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xxxiii, 747 p.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">"This book explores the unique hardware programmability of FPGA (field-programmable gate array)-based embedded systems, using a learning-by-doing approach to introduce the concepts and techniques for embedded SoPC (system on a programmable chip) systems with Verilog. The book contains a large number of practical examples to illustrate and reinforce the hardware and software design concepts and techniques, as well as a complete code listing and experiment problems. The book is designed for upper-level undergraduate and entry-level graduate students in computer engineering, as well as practicing engineers"--</subfield></datafield><datafield tag="505" ind1="0" ind2=" "><subfield code="a">pt. I. Basic digital circuits development -- pt. II. Basic NIOS II software development -- pt. III. Custom I/O peripheral development -- pt. IV. Hardware accelerator case studies</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Embedded computer systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Field programmable gate arrays</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">978-1-118-01103-4</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-PAD</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-029567013</subfield></datafield></record></collection> |
| id | DE-604.BV044160168 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:45:25Z |
| institution | BVB |
| isbn | 9781118309469 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-029567013 |
| oclc_num | 774024203 |
| open_access_boolean | |
| physical | xxxiii, 747 p. |
| psigel | ZDB-30-PAD |
| publishDate | 2012 |
| publishDateSearch | 2012 |
| publishDateSort | 2012 |
| publisher | Wiley |
| record_format | marc |
| spelling | Chu, Pong P. 1959- Verfasser aut Embedded SoPC design with NIOS II processor and Verilog examples Pong P. Chu Hoboken, N.J. Wiley c2012 xxxiii, 747 p. txt rdacontent c rdamedia cr rdacarrier Includes bibliographical references and index "This book explores the unique hardware programmability of FPGA (field-programmable gate array)-based embedded systems, using a learning-by-doing approach to introduce the concepts and techniques for embedded SoPC (system on a programmable chip) systems with Verilog. The book contains a large number of practical examples to illustrate and reinforce the hardware and software design concepts and techniques, as well as a complete code listing and experiment problems. The book is designed for upper-level undergraduate and entry-level graduate students in computer engineering, as well as practicing engineers"-- pt. I. Basic digital circuits development -- pt. II. Basic NIOS II software development -- pt. III. Custom I/O peripheral development -- pt. IV. Hardware accelerator case studies Embedded computer systems Field programmable gate arrays Verilog (Computer hardware description language) Erscheint auch als Druck-Ausgabe, Hardcover 978-1-118-01103-4 |
| spellingShingle | Chu, Pong P. 1959- Embedded SoPC design with NIOS II processor and Verilog examples pt. I. Basic digital circuits development -- pt. II. Basic NIOS II software development -- pt. III. Custom I/O peripheral development -- pt. IV. Hardware accelerator case studies Embedded computer systems Field programmable gate arrays Verilog (Computer hardware description language) |
| title | Embedded SoPC design with NIOS II processor and Verilog examples |
| title_auth | Embedded SoPC design with NIOS II processor and Verilog examples |
| title_exact_search | Embedded SoPC design with NIOS II processor and Verilog examples |
| title_full | Embedded SoPC design with NIOS II processor and Verilog examples Pong P. Chu |
| title_fullStr | Embedded SoPC design with NIOS II processor and Verilog examples Pong P. Chu |
| title_full_unstemmed | Embedded SoPC design with NIOS II processor and Verilog examples Pong P. Chu |
| title_short | Embedded SoPC design with NIOS II processor and Verilog examples |
| title_sort | embedded sopc design with nios ii processor and verilog examples |
| topic | Embedded computer systems Field programmable gate arrays Verilog (Computer hardware description language) |
| topic_facet | Embedded computer systems Field programmable gate arrays Verilog (Computer hardware description language) |
| work_keys_str_mv | AT chupongp embeddedsopcdesignwithniosiiprocessorandverilogexamples |