Verification techniques for system-level design:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Amsterdam
Morgan Kaufmann Publishers
c2008
|
Schriftenreihe: | Morgan Kaufmann series in systems on silicon
|
Schlagworte: | |
Beschreibung: | Includes bibliographical references and index |
Beschreibung: | viii, 240 p. |
ISBN: | 9780123706164 0123706165 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV044127494 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 170217s2008 |||| o||u| ||||||eng d | ||
015 | |a GBA774751 |2 dnb | ||
020 | |a 9780123706164 |c pbk. |9 978-0-12-370616-4 | ||
020 | |a 0123706165 |c pbk. |9 0-12-370616-5 | ||
035 | |a (ZDB-30-PAD)EBC318151 | ||
035 | |a (ZDB-89-EBL)EBL318151 | ||
035 | |a (OCoLC)437191662 | ||
035 | |a (DE-599)BVBBV044127494 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
082 | 0 | |a 621.3815 |2 22 | |
084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
100 | 1 | |a Fujita, Masahiro |d 1956- |e Verfasser |4 aut | |
245 | 1 | 0 | |a Verification techniques for system-level design |c Masahiro Fujita, Indradeep Ghosh, and Mukul Prasad |
264 | 1 | |a Amsterdam |b Morgan Kaufmann Publishers |c c2008 | |
300 | |a viii, 240 p. | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
490 | 0 | |a Morgan Kaufmann series in systems on silicon | |
500 | |a Includes bibliographical references and index | ||
650 | 4 | |a Systems on a chip |x Testing | |
650 | 4 | |a Integrated circuits |x Verification | |
650 | 4 | |a Formal methods (Computer science) | |
650 | 0 | 7 | |a Hardwareverifikation |0 (DE-588)4214982-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a LSI |0 (DE-588)4168200-2 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a System-on-Chip |0 (DE-588)4740357-3 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a System-on-Chip |0 (DE-588)4740357-3 |D s |
689 | 0 | 1 | |a LSI |0 (DE-588)4168200-2 |D s |
689 | 0 | 2 | |a Hardwareverifikation |0 (DE-588)4214982-4 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
700 | 1 | |a Ghosh, Indradeep |d 1970- |e Sonstige |4 oth | |
700 | 1 | |a Prasad, Mukul |e Sonstige |4 oth | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Paperback |z 978-0-12-370616-4 |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Paperback |z 0-12-370616-5 |
912 | |a ZDB-30-PAD | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-029534339 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804177213460840448 |
---|---|
any_adam_object | |
author | Fujita, Masahiro 1956- |
author_facet | Fujita, Masahiro 1956- |
author_role | aut |
author_sort | Fujita, Masahiro 1956- |
author_variant | m f mf |
building | Verbundindex |
bvnumber | BV044127494 |
classification_rvk | ZN 4904 |
collection | ZDB-30-PAD |
ctrlnum | (ZDB-30-PAD)EBC318151 (ZDB-89-EBL)EBL318151 (OCoLC)437191662 (DE-599)BVBBV044127494 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02002nmm a2200529zc 4500</leader><controlfield tag="001">BV044127494</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">170217s2008 |||| o||u| ||||||eng d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">GBA774751</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780123706164</subfield><subfield code="c">pbk.</subfield><subfield code="9">978-0-12-370616-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0123706165</subfield><subfield code="c">pbk.</subfield><subfield code="9">0-12-370616-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-30-PAD)EBC318151</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-89-EBL)EBL318151</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)437191662</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044127494</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Fujita, Masahiro</subfield><subfield code="d">1956-</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Verification techniques for system-level design</subfield><subfield code="c">Masahiro Fujita, Indradeep Ghosh, and Mukul Prasad</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="b">Morgan Kaufmann Publishers</subfield><subfield code="c">c2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">viii, 240 p.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Morgan Kaufmann series in systems on silicon</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems on a chip</subfield><subfield code="x">Testing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Formal methods (Computer science)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">LSI</subfield><subfield code="0">(DE-588)4168200-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">LSI</subfield><subfield code="0">(DE-588)4168200-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Ghosh, Indradeep</subfield><subfield code="d">1970-</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Prasad, Mukul</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Paperback</subfield><subfield code="z">978-0-12-370616-4</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Paperback</subfield><subfield code="z">0-12-370616-5</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-PAD</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-029534339</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
id | DE-604.BV044127494 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T07:44:30Z |
institution | BVB |
isbn | 9780123706164 0123706165 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-029534339 |
oclc_num | 437191662 |
open_access_boolean | |
physical | viii, 240 p. |
psigel | ZDB-30-PAD |
publishDate | 2008 |
publishDateSearch | 2008 |
publishDateSort | 2008 |
publisher | Morgan Kaufmann Publishers |
record_format | marc |
series2 | Morgan Kaufmann series in systems on silicon |
spelling | Fujita, Masahiro 1956- Verfasser aut Verification techniques for system-level design Masahiro Fujita, Indradeep Ghosh, and Mukul Prasad Amsterdam Morgan Kaufmann Publishers c2008 viii, 240 p. txt rdacontent c rdamedia cr rdacarrier Morgan Kaufmann series in systems on silicon Includes bibliographical references and index Systems on a chip Testing Integrated circuits Verification Formal methods (Computer science) Hardwareverifikation (DE-588)4214982-4 gnd rswk-swf LSI (DE-588)4168200-2 gnd rswk-swf System-on-Chip (DE-588)4740357-3 gnd rswk-swf System-on-Chip (DE-588)4740357-3 s LSI (DE-588)4168200-2 s Hardwareverifikation (DE-588)4214982-4 s 1\p DE-604 Ghosh, Indradeep 1970- Sonstige oth Prasad, Mukul Sonstige oth Erscheint auch als Druck-Ausgabe, Paperback 978-0-12-370616-4 Erscheint auch als Druck-Ausgabe, Paperback 0-12-370616-5 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Fujita, Masahiro 1956- Verification techniques for system-level design Systems on a chip Testing Integrated circuits Verification Formal methods (Computer science) Hardwareverifikation (DE-588)4214982-4 gnd LSI (DE-588)4168200-2 gnd System-on-Chip (DE-588)4740357-3 gnd |
subject_GND | (DE-588)4214982-4 (DE-588)4168200-2 (DE-588)4740357-3 |
title | Verification techniques for system-level design |
title_auth | Verification techniques for system-level design |
title_exact_search | Verification techniques for system-level design |
title_full | Verification techniques for system-level design Masahiro Fujita, Indradeep Ghosh, and Mukul Prasad |
title_fullStr | Verification techniques for system-level design Masahiro Fujita, Indradeep Ghosh, and Mukul Prasad |
title_full_unstemmed | Verification techniques for system-level design Masahiro Fujita, Indradeep Ghosh, and Mukul Prasad |
title_short | Verification techniques for system-level design |
title_sort | verification techniques for system level design |
topic | Systems on a chip Testing Integrated circuits Verification Formal methods (Computer science) Hardwareverifikation (DE-588)4214982-4 gnd LSI (DE-588)4168200-2 gnd System-on-Chip (DE-588)4740357-3 gnd |
topic_facet | Systems on a chip Testing Integrated circuits Verification Formal methods (Computer science) Hardwareverifikation LSI System-on-Chip |
work_keys_str_mv | AT fujitamasahiro verificationtechniquesforsystemleveldesign AT ghoshindradeep verificationtechniquesforsystemleveldesign AT prasadmukul verificationtechniquesforsystemleveldesign |