ESL design and verification: a prescription for electronic system-level methodology
Saved in:
| Main Author: | |
|---|---|
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Amsterdam
Morgan Kaufmann
c2007
|
| Series: | Morgan Kaufmann series in systems on silicon
|
| Subjects: | |
| Item Description: | Includes bibliographical references and index |
| Physical Description: | xxv, 462 p. |
| ISBN: | 9780123735515 0123735513 |
Staff View
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV044124155 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 170217s2007 |||| o||u| ||||||eng d | ||
| 015 | |a GBA707930 |2 dnb | ||
| 020 | |a 9780123735515 |c hc |9 978-0-12-373551-5 | ||
| 020 | |a 0123735513 |c hc |9 0-12-373551-3 | ||
| 035 | |a (ZDB-30-PAD)EBC294121 | ||
| 035 | |a (ZDB-89-EBL)EBL294121 | ||
| 035 | |a (OCoLC)476056780 | ||
| 035 | |a (DE-599)BVBBV044124155 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 621.3815 |2 22 | |
| 100 | 1 | |a Bailey, Brian |d 1959- |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a ESL design and verification |b a prescription for electronic system-level methodology |c Brian Bailey, Grant Martin, Andrew Piziali |
| 246 | 1 | 3 | |a Electronic system-level design |
| 264 | 1 | |a Amsterdam |b Morgan Kaufmann |c c2007 | |
| 300 | |a xxv, 462 p. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 490 | 0 | |a Morgan Kaufmann series in systems on silicon | |
| 500 | |a Includes bibliographical references and index | ||
| 650 | 4 | |a Systems on a chip |x Design and construction | |
| 650 | 0 | 7 | |a Verifikation |0 (DE-588)4135577-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Systementwurf |0 (DE-588)4261480-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a System-on-Chip |0 (DE-588)4740357-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a System-on-Chip |0 (DE-588)4740357-3 |D s |
| 689 | 0 | 1 | |a Systementwurf |0 (DE-588)4261480-6 |D s |
| 689 | 0 | 2 | |a Verifikation |0 (DE-588)4135577-5 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Martin, Grant |e Sonstige |4 oth | |
| 700 | 1 | |a Piziali, Andrew |e Sonstige |4 oth | |
| 912 | |a ZDB-30-PAD | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-029531000 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Record in the Search Index
| _version_ | 1804177207363371008 |
|---|---|
| any_adam_object | |
| author | Bailey, Brian 1959- |
| author_facet | Bailey, Brian 1959- |
| author_role | aut |
| author_sort | Bailey, Brian 1959- |
| author_variant | b b bb |
| building | Verbundindex |
| bvnumber | BV044124155 |
| collection | ZDB-30-PAD |
| ctrlnum | (ZDB-30-PAD)EBC294121 (ZDB-89-EBL)EBL294121 (OCoLC)476056780 (DE-599)BVBBV044124155 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01768nmm a2200481zc 4500</leader><controlfield tag="001">BV044124155</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">170217s2007 |||| o||u| ||||||eng d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">GBA707930</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780123735515</subfield><subfield code="c">hc</subfield><subfield code="9">978-0-12-373551-5</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0123735513</subfield><subfield code="c">hc</subfield><subfield code="9">0-12-373551-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-30-PAD)EBC294121</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-89-EBL)EBL294121</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)476056780</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044124155</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bailey, Brian</subfield><subfield code="d">1959-</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">ESL design and verification</subfield><subfield code="b">a prescription for electronic system-level methodology</subfield><subfield code="c">Brian Bailey, Grant Martin, Andrew Piziali</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">Electronic system-level design</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="b">Morgan Kaufmann</subfield><subfield code="c">c2007</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xxv, 462 p.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Morgan Kaufmann series in systems on silicon</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems on a chip</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Systementwurf</subfield><subfield code="0">(DE-588)4261480-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Systementwurf</subfield><subfield code="0">(DE-588)4261480-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Martin, Grant</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Piziali, Andrew</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-PAD</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-029531000</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV044124155 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:44:24Z |
| institution | BVB |
| isbn | 9780123735515 0123735513 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-029531000 |
| oclc_num | 476056780 |
| open_access_boolean | |
| physical | xxv, 462 p. |
| psigel | ZDB-30-PAD |
| publishDate | 2007 |
| publishDateSearch | 2007 |
| publishDateSort | 2007 |
| publisher | Morgan Kaufmann |
| record_format | marc |
| series2 | Morgan Kaufmann series in systems on silicon |
| spelling | Bailey, Brian 1959- Verfasser aut ESL design and verification a prescription for electronic system-level methodology Brian Bailey, Grant Martin, Andrew Piziali Electronic system-level design Amsterdam Morgan Kaufmann c2007 xxv, 462 p. txt rdacontent c rdamedia cr rdacarrier Morgan Kaufmann series in systems on silicon Includes bibliographical references and index Systems on a chip Design and construction Verifikation (DE-588)4135577-5 gnd rswk-swf Systementwurf (DE-588)4261480-6 gnd rswk-swf System-on-Chip (DE-588)4740357-3 gnd rswk-swf System-on-Chip (DE-588)4740357-3 s Systementwurf (DE-588)4261480-6 s Verifikation (DE-588)4135577-5 s 1\p DE-604 Martin, Grant Sonstige oth Piziali, Andrew Sonstige oth 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Bailey, Brian 1959- ESL design and verification a prescription for electronic system-level methodology Systems on a chip Design and construction Verifikation (DE-588)4135577-5 gnd Systementwurf (DE-588)4261480-6 gnd System-on-Chip (DE-588)4740357-3 gnd |
| subject_GND | (DE-588)4135577-5 (DE-588)4261480-6 (DE-588)4740357-3 |
| title | ESL design and verification a prescription for electronic system-level methodology |
| title_alt | Electronic system-level design |
| title_auth | ESL design and verification a prescription for electronic system-level methodology |
| title_exact_search | ESL design and verification a prescription for electronic system-level methodology |
| title_full | ESL design and verification a prescription for electronic system-level methodology Brian Bailey, Grant Martin, Andrew Piziali |
| title_fullStr | ESL design and verification a prescription for electronic system-level methodology Brian Bailey, Grant Martin, Andrew Piziali |
| title_full_unstemmed | ESL design and verification a prescription for electronic system-level methodology Brian Bailey, Grant Martin, Andrew Piziali |
| title_short | ESL design and verification |
| title_sort | esl design and verification a prescription for electronic system level methodology |
| title_sub | a prescription for electronic system-level methodology |
| topic | Systems on a chip Design and construction Verifikation (DE-588)4135577-5 gnd Systementwurf (DE-588)4261480-6 gnd System-on-Chip (DE-588)4740357-3 gnd |
| topic_facet | Systems on a chip Design and construction Verifikation Systementwurf System-on-Chip |
| work_keys_str_mv | AT baileybrian esldesignandverificationaprescriptionforelectronicsystemlevelmethodology AT martingrant esldesignandverificationaprescriptionforelectronicsystemlevelmethodology AT pizialiandrew esldesignandverificationaprescriptionforelectronicsystemlevelmethodology AT baileybrian electronicsystemleveldesign AT martingrant electronicsystemleveldesign AT pizialiandrew electronicsystemleveldesign |