Networks-on-Chip: From Implementations to Programming Paradigms
Networks-on-Chip: From Implementations to Programming Paradigms provides a thorough and bottom-up exploration of the whole NoC design space in a coherent and uniform fashion, from low-level router, buffer and topology implementations, to routing and flow control schemes, to co-optimizations of NoC a...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Saint Louis
Elsevier Science
2014
|
| Schlagworte: | |
| Online-Zugang: | FAW01 |
| Zusammenfassung: | Networks-on-Chip: From Implementations to Programming Paradigms provides a thorough and bottom-up exploration of the whole NoC design space in a coherent and uniform fashion, from low-level router, buffer and topology implementations, to routing and flow control schemes, to co-optimizations of NoC and high-level programming paradigms. This textbook is intended for an advanced course on computer architecture, suitable for graduate students or senior undergrads who want to specialize in the area of computer architecture and Networks-on-Chip. It is also intended for practitioners in the industry in the area of microprocessor design, especially the many-core processor design with a network-on-chip. Graduates can learn many practical and theoretical lessons from this course, and also can be motivated to delve further into the ideas and designs proposed in this book. Industrial engineers can refer to this book to make practical tradeoffs as well. Graduates and engineers who focus on off-chip network design can also refer to this book to achieve deadlock-free routing algorithm designs. Provides thorough and insightful exploration of NoC design space. Description from low-level logic implementations to co-optimizations of high-level program paradigms and NoCs.The coherent and uniform format offers readers a clear, quick and efficient exploration of NoC design spaceCovers many novel and exciting research ideas, which encourage researchers to further delve into these topics.Presents both engineering and theoretical contributions. The detailed description of the router, buffer and topology implementations, comparisons and analysis are of high engineering value |
| Beschreibung: | Description based on publisher supplied metadata and other sources |
| Beschreibung: | 1 online resource (383 pages) |
| ISBN: | 9780128011782 9780128009796 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV043615543 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 160616s2014 |||| o||u| ||||||eng d | ||
| 020 | |a 9780128011782 |9 978-0-12-801178-2 | ||
| 020 | |a 9780128009796 |c Print |9 978-0-12-800979-6 | ||
| 035 | |a (ZDB-30-PQE)EBC1888542 | ||
| 035 | |a (ZDB-89-EBL)EBL1888542 | ||
| 035 | |a (ZDB-38-EBR)ebr10996814 | ||
| 035 | |a (OCoLC)894609116 | ||
| 035 | |a (DE-599)BVBBV043615543 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-1046 | ||
| 082 | 0 | |a 621.3815 | |
| 100 | 1 | |a Ma, Sheng |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Networks-on-Chip |b From Implementations to Programming Paradigms |
| 264 | 1 | |a Saint Louis |b Elsevier Science |c 2014 | |
| 264 | 4 | |c © 2015 | |
| 300 | |a 1 online resource (383 pages) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Description based on publisher supplied metadata and other sources | ||
| 520 | |a Networks-on-Chip: From Implementations to Programming Paradigms provides a thorough and bottom-up exploration of the whole NoC design space in a coherent and uniform fashion, from low-level router, buffer and topology implementations, to routing and flow control schemes, to co-optimizations of NoC and high-level programming paradigms. This textbook is intended for an advanced course on computer architecture, suitable for graduate students or senior undergrads who want to specialize in the area of computer architecture and Networks-on-Chip. It is also intended for practitioners in the industry in the area of microprocessor design, especially the many-core processor design with a network-on-chip. Graduates can learn many practical and theoretical lessons from this course, and also can be motivated to delve further into the ideas and designs proposed in this book. Industrial engineers can refer to this book to make practical tradeoffs as well. Graduates and engineers who focus on off-chip network design can also refer to this book to achieve deadlock-free routing algorithm designs. Provides thorough and insightful exploration of NoC design space. Description from low-level logic implementations to co-optimizations of high-level program paradigms and NoCs.The coherent and uniform format offers readers a clear, quick and efficient exploration of NoC design spaceCovers many novel and exciting research ideas, which encourage researchers to further delve into these topics.Presents both engineering and theoretical contributions. The detailed description of the router, buffer and topology implementations, comparisons and analysis are of high engineering value | ||
| 650 | 4 | |a Networks on a chip -- Design and construction | |
| 650 | 4 | |a Networks on a chip -- Reliability | |
| 700 | 1 | |a Huang, Libo |e Sonstige |4 oth | |
| 700 | 1 | |a Lai, Mingche |e Sonstige |4 oth | |
| 700 | 1 | |a Shi, Wei |e Sonstige |4 oth | |
| 700 | 1 | |a Wang, Zhiying |e Sonstige |4 oth | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |a Ma, Sheng |t Networks-on-Chip : From Implementations to Programming Paradigms |
| 912 | |a ZDB-30-PQE |a ZDB-33-ESD |a ZDB-33-EBS | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-029029602 | ||
| 966 | e | |u http://www.sciencedirect.com/science/book/9780128009796 |l FAW01 |p ZDB-33-ESD |q FAW_PDA_ESD |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804176358118522880 |
|---|---|
| any_adam_object | |
| author | Ma, Sheng |
| author_facet | Ma, Sheng |
| author_role | aut |
| author_sort | Ma, Sheng |
| author_variant | s m sm |
| building | Verbundindex |
| bvnumber | BV043615543 |
| collection | ZDB-30-PQE ZDB-33-ESD ZDB-33-EBS |
| ctrlnum | (ZDB-30-PQE)EBC1888542 (ZDB-89-EBL)EBL1888542 (ZDB-38-EBR)ebr10996814 (OCoLC)894609116 (DE-599)BVBBV043615543 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03325nmm a2200457zc 4500</leader><controlfield tag="001">BV043615543</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">160616s2014 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780128011782</subfield><subfield code="9">978-0-12-801178-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780128009796</subfield><subfield code="c">Print</subfield><subfield code="9">978-0-12-800979-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-30-PQE)EBC1888542</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-89-EBL)EBL1888542</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-38-EBR)ebr10996814</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)894609116</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043615543</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1046</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Ma, Sheng</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Networks-on-Chip</subfield><subfield code="b">From Implementations to Programming Paradigms</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Saint Louis</subfield><subfield code="b">Elsevier Science</subfield><subfield code="c">2014</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">© 2015</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (383 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Description based on publisher supplied metadata and other sources</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Networks-on-Chip: From Implementations to Programming Paradigms provides a thorough and bottom-up exploration of the whole NoC design space in a coherent and uniform fashion, from low-level router, buffer and topology implementations, to routing and flow control schemes, to co-optimizations of NoC and high-level programming paradigms. This textbook is intended for an advanced course on computer architecture, suitable for graduate students or senior undergrads who want to specialize in the area of computer architecture and Networks-on-Chip. It is also intended for practitioners in the industry in the area of microprocessor design, especially the many-core processor design with a network-on-chip. Graduates can learn many practical and theoretical lessons from this course, and also can be motivated to delve further into the ideas and designs proposed in this book. Industrial engineers can refer to this book to make practical tradeoffs as well. Graduates and engineers who focus on off-chip network design can also refer to this book to achieve deadlock-free routing algorithm designs. Provides thorough and insightful exploration of NoC design space. Description from low-level logic implementations to co-optimizations of high-level program paradigms and NoCs.The coherent and uniform format offers readers a clear, quick and efficient exploration of NoC design spaceCovers many novel and exciting research ideas, which encourage researchers to further delve into these topics.Presents both engineering and theoretical contributions. The detailed description of the router, buffer and topology implementations, comparisons and analysis are of high engineering value</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Networks on a chip -- Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Networks on a chip -- Reliability</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Huang, Libo</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Lai, Mingche</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Shi, Wei</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Wang, Zhiying</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="a">Ma, Sheng</subfield><subfield code="t">Networks-on-Chip : From Implementations to Programming Paradigms</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-PQE</subfield><subfield code="a">ZDB-33-ESD</subfield><subfield code="a">ZDB-33-EBS</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-029029602</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://www.sciencedirect.com/science/book/9780128009796</subfield><subfield code="l">FAW01</subfield><subfield code="p">ZDB-33-ESD</subfield><subfield code="q">FAW_PDA_ESD</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV043615543 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:30:54Z |
| institution | BVB |
| isbn | 9780128011782 9780128009796 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-029029602 |
| oclc_num | 894609116 |
| open_access_boolean | |
| owner | DE-1046 |
| owner_facet | DE-1046 |
| physical | 1 online resource (383 pages) |
| psigel | ZDB-30-PQE ZDB-33-ESD ZDB-33-EBS ZDB-33-ESD FAW_PDA_ESD |
| publishDate | 2014 |
| publishDateSearch | 2014 |
| publishDateSort | 2014 |
| publisher | Elsevier Science |
| record_format | marc |
| spelling | Ma, Sheng Verfasser aut Networks-on-Chip From Implementations to Programming Paradigms Saint Louis Elsevier Science 2014 © 2015 1 online resource (383 pages) txt rdacontent c rdamedia cr rdacarrier Description based on publisher supplied metadata and other sources Networks-on-Chip: From Implementations to Programming Paradigms provides a thorough and bottom-up exploration of the whole NoC design space in a coherent and uniform fashion, from low-level router, buffer and topology implementations, to routing and flow control schemes, to co-optimizations of NoC and high-level programming paradigms. This textbook is intended for an advanced course on computer architecture, suitable for graduate students or senior undergrads who want to specialize in the area of computer architecture and Networks-on-Chip. It is also intended for practitioners in the industry in the area of microprocessor design, especially the many-core processor design with a network-on-chip. Graduates can learn many practical and theoretical lessons from this course, and also can be motivated to delve further into the ideas and designs proposed in this book. Industrial engineers can refer to this book to make practical tradeoffs as well. Graduates and engineers who focus on off-chip network design can also refer to this book to achieve deadlock-free routing algorithm designs. Provides thorough and insightful exploration of NoC design space. Description from low-level logic implementations to co-optimizations of high-level program paradigms and NoCs.The coherent and uniform format offers readers a clear, quick and efficient exploration of NoC design spaceCovers many novel and exciting research ideas, which encourage researchers to further delve into these topics.Presents both engineering and theoretical contributions. The detailed description of the router, buffer and topology implementations, comparisons and analysis are of high engineering value Networks on a chip -- Design and construction Networks on a chip -- Reliability Huang, Libo Sonstige oth Lai, Mingche Sonstige oth Shi, Wei Sonstige oth Wang, Zhiying Sonstige oth Erscheint auch als Druck-Ausgabe Ma, Sheng Networks-on-Chip : From Implementations to Programming Paradigms |
| spellingShingle | Ma, Sheng Networks-on-Chip From Implementations to Programming Paradigms Networks on a chip -- Design and construction Networks on a chip -- Reliability |
| title | Networks-on-Chip From Implementations to Programming Paradigms |
| title_auth | Networks-on-Chip From Implementations to Programming Paradigms |
| title_exact_search | Networks-on-Chip From Implementations to Programming Paradigms |
| title_full | Networks-on-Chip From Implementations to Programming Paradigms |
| title_fullStr | Networks-on-Chip From Implementations to Programming Paradigms |
| title_full_unstemmed | Networks-on-Chip From Implementations to Programming Paradigms |
| title_short | Networks-on-Chip |
| title_sort | networks on chip from implementations to programming paradigms |
| title_sub | From Implementations to Programming Paradigms |
| topic | Networks on a chip -- Design and construction Networks on a chip -- Reliability |
| topic_facet | Networks on a chip -- Design and construction Networks on a chip -- Reliability |
| work_keys_str_mv | AT masheng networksonchipfromimplementationstoprogrammingparadigms AT huanglibo networksonchipfromimplementationstoprogrammingparadigms AT laimingche networksonchipfromimplementationstoprogrammingparadigms AT shiwei networksonchipfromimplementationstoprogrammingparadigms AT wangzhiying networksonchipfromimplementationstoprogrammingparadigms |