A switch-level simulation model for integrated logic circuits:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Abschlussarbeit Buch |
| Sprache: | English |
| Veröffentlicht: |
Cambridge, Mass.
Mass. Inst. of Technology, Laboraty of Computer Science
1981
|
| Schlagworte: | |
| Beschreibung: | 219 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV043542633 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 160506s1981 m||| 00||| eng d | ||
| 035 | |a (OCoLC)970009760 | ||
| 035 | |a (DE-599)BVBBV043542633 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-706 | ||
| 100 | 1 | |a Bryant, Randal E. |d 1952- |e Verfasser |0 (DE-588)1089505965 |4 aut | |
| 245 | 1 | 0 | |a A switch-level simulation model for integrated logic circuits |c by Ranal Everitt Bryant |
| 264 | 1 | |a Cambridge, Mass. |b Mass. Inst. of Technology, Laboraty of Computer Science |c 1981 | |
| 300 | |a 219 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 502 | |a Cambridge, Mass., Massachusetts Inst. of Technology, Diss. | ||
| 650 | 0 | 7 | |a LSI |0 (DE-588)4168200-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Simulation |0 (DE-588)4055072-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Logische Schaltung |0 (DE-588)4131023-8 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a Logische Schaltung |0 (DE-588)4131023-8 |D s |
| 689 | 0 | 1 | |a Simulation |0 (DE-588)4055072-2 |D s |
| 689 | 0 | 2 | |a LSI |0 (DE-588)4168200-2 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028958076 | ||
Datensatz im Suchindex
| _version_ | 1804176200942223360 |
|---|---|
| any_adam_object | |
| author | Bryant, Randal E. 1952- |
| author_GND | (DE-588)1089505965 |
| author_facet | Bryant, Randal E. 1952- |
| author_role | aut |
| author_sort | Bryant, Randal E. 1952- |
| author_variant | r e b re reb |
| building | Verbundindex |
| bvnumber | BV043542633 |
| ctrlnum | (OCoLC)970009760 (DE-599)BVBBV043542633 |
| format | Thesis Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01258nam a2200349 c 4500</leader><controlfield tag="001">BV043542633</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">160506s1981 m||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)970009760</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043542633</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bryant, Randal E.</subfield><subfield code="d">1952-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1089505965</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">A switch-level simulation model for integrated logic circuits</subfield><subfield code="c">by Ranal Everitt Bryant</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge, Mass.</subfield><subfield code="b">Mass. Inst. of Technology, Laboraty of Computer Science</subfield><subfield code="c">1981</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">219 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="a">Cambridge, Mass., Massachusetts Inst. of Technology, Diss.</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">LSI</subfield><subfield code="0">(DE-588)4168200-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">LSI</subfield><subfield code="0">(DE-588)4168200-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028958076</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV043542633 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:28:25Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028958076 |
| oclc_num | 970009760 |
| open_access_boolean | |
| owner | DE-706 |
| owner_facet | DE-706 |
| physical | 219 S. |
| publishDate | 1981 |
| publishDateSearch | 1981 |
| publishDateSort | 1981 |
| publisher | Mass. Inst. of Technology, Laboraty of Computer Science |
| record_format | marc |
| spelling | Bryant, Randal E. 1952- Verfasser (DE-588)1089505965 aut A switch-level simulation model for integrated logic circuits by Ranal Everitt Bryant Cambridge, Mass. Mass. Inst. of Technology, Laboraty of Computer Science 1981 219 S. txt rdacontent n rdamedia nc rdacarrier Cambridge, Mass., Massachusetts Inst. of Technology, Diss. LSI (DE-588)4168200-2 gnd rswk-swf Simulation (DE-588)4055072-2 gnd rswk-swf Logische Schaltung (DE-588)4131023-8 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Logische Schaltung (DE-588)4131023-8 s Simulation (DE-588)4055072-2 s LSI (DE-588)4168200-2 s DE-604 |
| spellingShingle | Bryant, Randal E. 1952- A switch-level simulation model for integrated logic circuits LSI (DE-588)4168200-2 gnd Simulation (DE-588)4055072-2 gnd Logische Schaltung (DE-588)4131023-8 gnd |
| subject_GND | (DE-588)4168200-2 (DE-588)4055072-2 (DE-588)4131023-8 (DE-588)4113937-9 |
| title | A switch-level simulation model for integrated logic circuits |
| title_auth | A switch-level simulation model for integrated logic circuits |
| title_exact_search | A switch-level simulation model for integrated logic circuits |
| title_full | A switch-level simulation model for integrated logic circuits by Ranal Everitt Bryant |
| title_fullStr | A switch-level simulation model for integrated logic circuits by Ranal Everitt Bryant |
| title_full_unstemmed | A switch-level simulation model for integrated logic circuits by Ranal Everitt Bryant |
| title_short | A switch-level simulation model for integrated logic circuits |
| title_sort | a switch level simulation model for integrated logic circuits |
| topic | LSI (DE-588)4168200-2 gnd Simulation (DE-588)4055072-2 gnd Logische Schaltung (DE-588)4131023-8 gnd |
| topic_facet | LSI Simulation Logische Schaltung Hochschulschrift |
| work_keys_str_mv | AT bryantrandale aswitchlevelsimulationmodelforintegratedlogiccircuits |