FSM-based digital design using Verilog HDL:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Chichester, England
J. Wiley & Sons
©2008
|
| Schlagworte: | |
| Online-Zugang: | FRO01 UBG01 Volltext |
| Beschreibung: | Includes bibliographical references and index As digital circuit elements decrease in physical size, resulting in increasingly complex systems, a basic logic model that can be used in the control and design of a range of semiconductor devices is vital. Finite State Machines (FSM) have numerous advantages; they can be applied to many areas (including motor control, and signal and serial data identification to name a few) and they use less logic than their alternatives, leading to the development of faster digital hardware systems. This clear and logical book presents a range of novel techniques for the rapid and reliable design of digita |
| Beschreibung: | 1 Online-Ressource (xiii, 391 pages) |
| ISBN: | 9780470987612 0470987618 9780470060704 0470060700 9780470987629 0470987626 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV043391832 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 160222s2008 |||| o||u| ||||||eng d | ||
| 020 | |a 9780470987612 |c electronic bk. |9 978-0-470-98761-2 | ||
| 020 | |a 0470987618 |c electronic bk. |9 0-470-98761-8 | ||
| 020 | |a 9780470060704 |9 978-0-470-06070-4 | ||
| 020 | |a 0470060700 |9 0-470-06070-0 | ||
| 020 | |a 9780470987629 |9 978-0-470-98762-9 | ||
| 020 | |a 0470987626 |9 0-470-98762-6 | ||
| 024 | 7 | |a 10.1002/9780470987629 |2 doi | |
| 035 | |a (ZDB-35-WIC)ocn647785527 | ||
| 035 | |a (OCoLC)647785527 | ||
| 035 | |a (DE-599)BVBBV043391832 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-861 | ||
| 082 | 0 | |a 004/.33 |2 22 | |
| 100 | 1 | |a Minns, Peter D. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a FSM-based digital design using Verilog HDL |c Peter Minns, Ian Elliott |
| 246 | 1 | 3 | |a Finite state machine based digital design using Verilog HDL |
| 264 | 1 | |a Chichester, England |b J. Wiley & Sons |c ©2008 | |
| 300 | |a 1 Online-Ressource (xiii, 391 pages) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Includes bibliographical references and index | ||
| 500 | |a As digital circuit elements decrease in physical size, resulting in increasingly complex systems, a basic logic model that can be used in the control and design of a range of semiconductor devices is vital. Finite State Machines (FSM) have numerous advantages; they can be applied to many areas (including motor control, and signal and serial data identification to name a few) and they use less logic than their alternatives, leading to the development of faster digital hardware systems. This clear and logical book presents a range of novel techniques for the rapid and reliable design of digita | ||
| 650 | 4 | |a Verilog (Computer hardware description language) | |
| 650 | 4 | |a Digital electronics | |
| 650 | 4 | |a Sequential machine theory | |
| 650 | 7 | |a COMPUTERS / Data Processing |2 bisacsh | |
| 650 | 7 | |a Digital electronics |2 fast | |
| 650 | 7 | |a Sequential machine theory |2 fast | |
| 650 | 7 | |a Verilog (Computer hardware description language) |2 fast | |
| 650 | 7 | |a Digitalelektronik |2 swd | |
| 650 | 7 | |a Digitales System |2 swd | |
| 650 | 7 | |a VERILOG. |2 swd | |
| 650 | 4 | |a Verilog (Computer hardware description language) | |
| 650 | 4 | |a Digital electronics | |
| 650 | 4 | |a Sequential machine theory | |
| 650 | 0 | 7 | |a Digitales System |0 (DE-588)4012300-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Digitalelektronik |0 (DE-588)4260328-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Digitalelektronik |0 (DE-588)4260328-6 |D s |
| 689 | 0 | 1 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 689 | 1 | 0 | |a Digitales System |0 (DE-588)4012300-5 |D s |
| 689 | 1 | 1 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 1 | |8 2\p |5 DE-604 | |
| 700 | 1 | |a Elliott, Ian D. |e Sonstige |4 oth | |
| 856 | 4 | 0 | |u https://onlinelibrary.wiley.com/doi/book/10.1002/9780470987629 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-35-WIC | ||
| 940 | 1 | |q UBG_PDA_WIC | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028810416 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u https://onlinelibrary.wiley.com/doi/book/10.1002/9780470987629 |l FRO01 |p ZDB-35-WIC |q FRO_PDA_WIC |x Verlag |3 Volltext | |
| 966 | e | |u https://onlinelibrary.wiley.com/doi/book/10.1002/9780470987629 |l UBG01 |p ZDB-35-WIC |q UBG_PDA_WIC |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804175967579537408 |
|---|---|
| any_adam_object | |
| author | Minns, Peter D. |
| author_facet | Minns, Peter D. |
| author_role | aut |
| author_sort | Minns, Peter D. |
| author_variant | p d m pd pdm |
| building | Verbundindex |
| bvnumber | BV043391832 |
| collection | ZDB-35-WIC |
| ctrlnum | (ZDB-35-WIC)ocn647785527 (OCoLC)647785527 (DE-599)BVBBV043391832 |
| dewey-full | 004/.33 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 004 - Computer science |
| dewey-raw | 004/.33 |
| dewey-search | 004/.33 |
| dewey-sort | 14 233 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03607nmm a2200745zc 4500</leader><controlfield tag="001">BV043391832</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">160222s2008 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470987612</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">978-0-470-98761-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0470987618</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">0-470-98761-8</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470060704</subfield><subfield code="9">978-0-470-06070-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0470060700</subfield><subfield code="9">0-470-06070-0</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470987629</subfield><subfield code="9">978-0-470-98762-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0470987626</subfield><subfield code="9">0-470-98762-6</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1002/9780470987629</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-35-WIC)ocn647785527</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)647785527</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043391832</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-861</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004/.33</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Minns, Peter D.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">FSM-based digital design using Verilog HDL</subfield><subfield code="c">Peter Minns, Ian Elliott</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">Finite state machine based digital design using Verilog HDL</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Chichester, England</subfield><subfield code="b">J. Wiley & Sons</subfield><subfield code="c">©2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xiii, 391 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">As digital circuit elements decrease in physical size, resulting in increasingly complex systems, a basic logic model that can be used in the control and design of a range of semiconductor devices is vital. Finite State Machines (FSM) have numerous advantages; they can be applied to many areas (including motor control, and signal and serial data identification to name a few) and they use less logic than their alternatives, leading to the development of faster digital hardware systems. This clear and logical book presents a range of novel techniques for the rapid and reliable design of digita</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Sequential machine theory</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Data Processing</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Digital electronics</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Sequential machine theory</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Verilog (Computer hardware description language)</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Digitalelektronik</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Digitales System</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">VERILOG.</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Sequential machine theory</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitales System</subfield><subfield code="0">(DE-588)4012300-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitalelektronik</subfield><subfield code="0">(DE-588)4260328-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitalelektronik</subfield><subfield code="0">(DE-588)4260328-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Digitales System</subfield><subfield code="0">(DE-588)4012300-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Elliott, Ian D.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://onlinelibrary.wiley.com/doi/book/10.1002/9780470987629</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-35-WIC</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">UBG_PDA_WIC</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028810416</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://onlinelibrary.wiley.com/doi/book/10.1002/9780470987629</subfield><subfield code="l">FRO01</subfield><subfield code="p">ZDB-35-WIC</subfield><subfield code="q">FRO_PDA_WIC</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://onlinelibrary.wiley.com/doi/book/10.1002/9780470987629</subfield><subfield code="l">UBG01</subfield><subfield code="p">ZDB-35-WIC</subfield><subfield code="q">UBG_PDA_WIC</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV043391832 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:24:42Z |
| institution | BVB |
| isbn | 9780470987612 0470987618 9780470060704 0470060700 9780470987629 0470987626 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028810416 |
| oclc_num | 647785527 |
| open_access_boolean | |
| owner | DE-861 |
| owner_facet | DE-861 |
| physical | 1 Online-Ressource (xiii, 391 pages) |
| psigel | ZDB-35-WIC UBG_PDA_WIC ZDB-35-WIC FRO_PDA_WIC ZDB-35-WIC UBG_PDA_WIC |
| publishDate | 2008 |
| publishDateSearch | 2008 |
| publishDateSort | 2008 |
| publisher | J. Wiley & Sons |
| record_format | marc |
| spelling | Minns, Peter D. Verfasser aut FSM-based digital design using Verilog HDL Peter Minns, Ian Elliott Finite state machine based digital design using Verilog HDL Chichester, England J. Wiley & Sons ©2008 1 Online-Ressource (xiii, 391 pages) txt rdacontent c rdamedia cr rdacarrier Includes bibliographical references and index As digital circuit elements decrease in physical size, resulting in increasingly complex systems, a basic logic model that can be used in the control and design of a range of semiconductor devices is vital. Finite State Machines (FSM) have numerous advantages; they can be applied to many areas (including motor control, and signal and serial data identification to name a few) and they use less logic than their alternatives, leading to the development of faster digital hardware systems. This clear and logical book presents a range of novel techniques for the rapid and reliable design of digita Verilog (Computer hardware description language) Digital electronics Sequential machine theory COMPUTERS / Data Processing bisacsh Digital electronics fast Sequential machine theory fast Verilog (Computer hardware description language) fast Digitalelektronik swd Digitales System swd VERILOG. swd Digitales System (DE-588)4012300-5 gnd rswk-swf Digitalelektronik (DE-588)4260328-6 gnd rswk-swf VERILOG (DE-588)4268385-3 gnd rswk-swf Digitalelektronik (DE-588)4260328-6 s VERILOG (DE-588)4268385-3 s 1\p DE-604 Digitales System (DE-588)4012300-5 s 2\p DE-604 Elliott, Ian D. Sonstige oth https://onlinelibrary.wiley.com/doi/book/10.1002/9780470987629 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Minns, Peter D. FSM-based digital design using Verilog HDL Verilog (Computer hardware description language) Digital electronics Sequential machine theory COMPUTERS / Data Processing bisacsh Digital electronics fast Sequential machine theory fast Verilog (Computer hardware description language) fast Digitalelektronik swd Digitales System swd VERILOG. swd Digitales System (DE-588)4012300-5 gnd Digitalelektronik (DE-588)4260328-6 gnd VERILOG (DE-588)4268385-3 gnd |
| subject_GND | (DE-588)4012300-5 (DE-588)4260328-6 (DE-588)4268385-3 |
| title | FSM-based digital design using Verilog HDL |
| title_alt | Finite state machine based digital design using Verilog HDL |
| title_auth | FSM-based digital design using Verilog HDL |
| title_exact_search | FSM-based digital design using Verilog HDL |
| title_full | FSM-based digital design using Verilog HDL Peter Minns, Ian Elliott |
| title_fullStr | FSM-based digital design using Verilog HDL Peter Minns, Ian Elliott |
| title_full_unstemmed | FSM-based digital design using Verilog HDL Peter Minns, Ian Elliott |
| title_short | FSM-based digital design using Verilog HDL |
| title_sort | fsm based digital design using verilog hdl |
| topic | Verilog (Computer hardware description language) Digital electronics Sequential machine theory COMPUTERS / Data Processing bisacsh Digital electronics fast Sequential machine theory fast Verilog (Computer hardware description language) fast Digitalelektronik swd Digitales System swd VERILOG. swd Digitales System (DE-588)4012300-5 gnd Digitalelektronik (DE-588)4260328-6 gnd VERILOG (DE-588)4268385-3 gnd |
| topic_facet | Verilog (Computer hardware description language) Digital electronics Sequential machine theory COMPUTERS / Data Processing Digitalelektronik Digitales System VERILOG. VERILOG |
| url | https://onlinelibrary.wiley.com/doi/book/10.1002/9780470987629 |
| work_keys_str_mv | AT minnspeterd fsmbaseddigitaldesignusingveriloghdl AT elliottiand fsmbaseddigitaldesignusingveriloghdl AT minnspeterd finitestatemachinebaseddigitaldesignusingveriloghdl AT elliottiand finitestatemachinebaseddigitaldesignusingveriloghdl |