Verilog coding for logic synthesis:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Hoboken, N.J.
Wiley-Interscience
©2003
|
| Schlagworte: | |
| Online-Zugang: | FRO01 UBG01 Volltext |
| Beschreibung: | Title from title screen (viewed Mar 28, 2006) Made available via Wiley InterScience Includes bibliographical references (page 307) and index A practical introduction to writing synthesizable Verilog code Rapid change in IC chip complexity and the pressure to design more complex IC chips at a faster pace has forced design engineers to find a more efficient and productive method to create schematics with large amounts of logic gates. This has led to the development of Verilog; one of the two types of Hardware Description Language (HDL) currently used in the industry. Verilog Coding for Logic Synthesis is a practical text that has been written specifically for students and engineers who are interested in learning how to write synthesizable Verilog code. Starting with simple verilog coding and progressing to complex real-life design examples, Verilog Coding for Logic Synthesis prepares you for a variety of situations that are bound to occur while utilizing Verilog.; Expert design engineer Weng Fook Lee: Introduces the usage of Verilog and VHDL Describes a design flow for ASIC design Discusses basic concepts of Verilog coding Explores the common practices and coding style that are used when coding for synthesis and shows you the common coding style on Verilog operators Explains how a design project of a programmable timer is implemented Reveals the design of a programmable logic block for peripheral interface Filled with practical advice, functional flowcharts and waveforms, and over ninety examples, Verilog Coding for Logic Synthesis will help you fully understand the concepts and coding style of important industry language |
| Beschreibung: | 1 Online-Ressource (xxvi, 309 pages) |
| ISBN: | 0471457566 9780471457565 1280556528 9781280556524 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV043385276 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 160222s2003 |||| o||u| ||||||eng d | ||
| 020 | |a 0471457566 |c electronic bk. |9 0-471-45756-6 | ||
| 020 | |a 9780471457565 |c electronic bk. |9 978-0-471-45756-5 | ||
| 020 | |a 1280556528 |9 1-280-55652-8 | ||
| 020 | |a 9781280556524 |9 978-1-280-55652-4 | ||
| 024 | 7 | |a 10.1002/0471457566 |2 doi | |
| 035 | |a (ZDB-35-WIC)ocm65214206 | ||
| 035 | |a (OCoLC)65214206 | ||
| 035 | |a (DE-599)BVBBV043385276 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-861 | ||
| 082 | 0 | |a 621.39/5 |2 21 | |
| 100 | 1 | |a Lee, Weng Fook |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Verilog coding for logic synthesis |c Weng Fook Lee |
| 264 | 1 | |a Hoboken, N.J. |b Wiley-Interscience |c ©2003 | |
| 300 | |a 1 Online-Ressource (xxvi, 309 pages) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Title from title screen (viewed Mar 28, 2006) | ||
| 500 | |a Made available via Wiley InterScience | ||
| 500 | |a Includes bibliographical references (page 307) and index | ||
| 500 | |a A practical introduction to writing synthesizable Verilog code Rapid change in IC chip complexity and the pressure to design more complex IC chips at a faster pace has forced design engineers to find a more efficient and productive method to create schematics with large amounts of logic gates. This has led to the development of Verilog; one of the two types of Hardware Description Language (HDL) currently used in the industry. Verilog Coding for Logic Synthesis is a practical text that has been written specifically for students and engineers who are interested in learning how to write synthesizable Verilog code. Starting with simple verilog coding and progressing to complex real-life design examples, Verilog Coding for Logic Synthesis prepares you for a variety of situations that are bound to occur while utilizing Verilog.; Expert design engineer Weng Fook Lee: Introduces the usage of Verilog and VHDL Describes a design flow for ASIC design Discusses basic concepts of Verilog coding Explores the common practices and coding style that are used when coding for synthesis and shows you the common coding style on Verilog operators Explains how a design project of a programmable timer is implemented Reveals the design of a programmable logic block for peripheral interface Filled with practical advice, functional flowcharts and waveforms, and over ninety examples, Verilog Coding for Logic Synthesis will help you fully understand the concepts and coding style of important industry language | ||
| 650 | 4 | |a Electrical and Electronics Engineering | |
| 650 | 4 | |a FACsci | |
| 650 | 4 | |a ER / Internet / Book / Full text | |
| 650 | 4 | |a Digital electronics | |
| 650 | 4 | |a Logic circuits / Computer-aided design | |
| 650 | 4 | |a Verilog (Computer hardware description language) | |
| 650 | 7 | |a Digital electronics |2 fast | |
| 650 | 7 | |a Logic circuits / Computer-aided design |2 fast | |
| 650 | 7 | |a Verilog (Computer hardware description language) |2 fast | |
| 650 | 4 | |a Digital electronics | |
| 650 | 4 | |a Logic circuits / Computer-aided design | |
| 650 | 4 | |a Verilog (Computer hardware description language) | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 0-471-42976-7 |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 978-0-471-42976-0 |
| 856 | 4 | 0 | |u https://onlinelibrary.wiley.com/doi/book/10.1002/0471457566 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-35-WIC | ||
| 940 | 1 | |q UBG_PDA_WIC | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028803860 | ||
| 966 | e | |u https://onlinelibrary.wiley.com/doi/book/10.1002/0471457566 |l FRO01 |p ZDB-35-WIC |q FRO_PDA_WIC |x Verlag |3 Volltext | |
| 966 | e | |u https://onlinelibrary.wiley.com/doi/book/10.1002/0471457566 |l UBG01 |p ZDB-35-WIC |q UBG_PDA_WIC |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804175953405935616 |
|---|---|
| any_adam_object | |
| author | Lee, Weng Fook |
| author_facet | Lee, Weng Fook |
| author_role | aut |
| author_sort | Lee, Weng Fook |
| author_variant | w f l wf wfl |
| building | Verbundindex |
| bvnumber | BV043385276 |
| collection | ZDB-35-WIC |
| ctrlnum | (ZDB-35-WIC)ocm65214206 (OCoLC)65214206 (DE-599)BVBBV043385276 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03930nmm a2200601zc 4500</leader><controlfield tag="001">BV043385276</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">160222s2003 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0471457566</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">0-471-45756-6</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780471457565</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">978-0-471-45756-5</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1280556528</subfield><subfield code="9">1-280-55652-8</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781280556524</subfield><subfield code="9">978-1-280-55652-4</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1002/0471457566</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-35-WIC)ocm65214206</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)65214206</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043385276</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-861</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">21</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Lee, Weng Fook</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Verilog coding for logic synthesis</subfield><subfield code="c">Weng Fook Lee</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Hoboken, N.J.</subfield><subfield code="b">Wiley-Interscience</subfield><subfield code="c">©2003</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xxvi, 309 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Title from title screen (viewed Mar 28, 2006)</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Made available via Wiley InterScience</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (page 307) and index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">A practical introduction to writing synthesizable Verilog code Rapid change in IC chip complexity and the pressure to design more complex IC chips at a faster pace has forced design engineers to find a more efficient and productive method to create schematics with large amounts of logic gates. This has led to the development of Verilog; one of the two types of Hardware Description Language (HDL) currently used in the industry. Verilog Coding for Logic Synthesis is a practical text that has been written specifically for students and engineers who are interested in learning how to write synthesizable Verilog code. Starting with simple verilog coding and progressing to complex real-life design examples, Verilog Coding for Logic Synthesis prepares you for a variety of situations that are bound to occur while utilizing Verilog.; Expert design engineer Weng Fook Lee: Introduces the usage of Verilog and VHDL Describes a design flow for ASIC design Discusses basic concepts of Verilog coding Explores the common practices and coding style that are used when coding for synthesis and shows you the common coding style on Verilog operators Explains how a design project of a programmable timer is implemented Reveals the design of a programmable logic block for peripheral interface Filled with practical advice, functional flowcharts and waveforms, and over ninety examples, Verilog Coding for Logic Synthesis will help you fully understand the concepts and coding style of important industry language</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical and Electronics Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">FACsci</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">ER / Internet / Book / Full text</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic circuits / Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Digital electronics</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logic circuits / Computer-aided design</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Verilog (Computer hardware description language)</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic circuits / Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">0-471-42976-7</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">978-0-471-42976-0</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://onlinelibrary.wiley.com/doi/book/10.1002/0471457566</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-35-WIC</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">UBG_PDA_WIC</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028803860</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://onlinelibrary.wiley.com/doi/book/10.1002/0471457566</subfield><subfield code="l">FRO01</subfield><subfield code="p">ZDB-35-WIC</subfield><subfield code="q">FRO_PDA_WIC</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://onlinelibrary.wiley.com/doi/book/10.1002/0471457566</subfield><subfield code="l">UBG01</subfield><subfield code="p">ZDB-35-WIC</subfield><subfield code="q">UBG_PDA_WIC</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV043385276 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:24:28Z |
| institution | BVB |
| isbn | 0471457566 9780471457565 1280556528 9781280556524 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028803860 |
| oclc_num | 65214206 |
| open_access_boolean | |
| owner | DE-861 |
| owner_facet | DE-861 |
| physical | 1 Online-Ressource (xxvi, 309 pages) |
| psigel | ZDB-35-WIC UBG_PDA_WIC ZDB-35-WIC FRO_PDA_WIC ZDB-35-WIC UBG_PDA_WIC |
| publishDate | 2003 |
| publishDateSearch | 2003 |
| publishDateSort | 2003 |
| publisher | Wiley-Interscience |
| record_format | marc |
| spelling | Lee, Weng Fook Verfasser aut Verilog coding for logic synthesis Weng Fook Lee Hoboken, N.J. Wiley-Interscience ©2003 1 Online-Ressource (xxvi, 309 pages) txt rdacontent c rdamedia cr rdacarrier Title from title screen (viewed Mar 28, 2006) Made available via Wiley InterScience Includes bibliographical references (page 307) and index A practical introduction to writing synthesizable Verilog code Rapid change in IC chip complexity and the pressure to design more complex IC chips at a faster pace has forced design engineers to find a more efficient and productive method to create schematics with large amounts of logic gates. This has led to the development of Verilog; one of the two types of Hardware Description Language (HDL) currently used in the industry. Verilog Coding for Logic Synthesis is a practical text that has been written specifically for students and engineers who are interested in learning how to write synthesizable Verilog code. Starting with simple verilog coding and progressing to complex real-life design examples, Verilog Coding for Logic Synthesis prepares you for a variety of situations that are bound to occur while utilizing Verilog.; Expert design engineer Weng Fook Lee: Introduces the usage of Verilog and VHDL Describes a design flow for ASIC design Discusses basic concepts of Verilog coding Explores the common practices and coding style that are used when coding for synthesis and shows you the common coding style on Verilog operators Explains how a design project of a programmable timer is implemented Reveals the design of a programmable logic block for peripheral interface Filled with practical advice, functional flowcharts and waveforms, and over ninety examples, Verilog Coding for Logic Synthesis will help you fully understand the concepts and coding style of important industry language Electrical and Electronics Engineering FACsci ER / Internet / Book / Full text Digital electronics Logic circuits / Computer-aided design Verilog (Computer hardware description language) Digital electronics fast Logic circuits / Computer-aided design fast Verilog (Computer hardware description language) fast Erscheint auch als Druck-Ausgabe, Hardcover 0-471-42976-7 Erscheint auch als Druck-Ausgabe, Hardcover 978-0-471-42976-0 https://onlinelibrary.wiley.com/doi/book/10.1002/0471457566 Verlag URL des Erstveröffentlichers Volltext |
| spellingShingle | Lee, Weng Fook Verilog coding for logic synthesis Electrical and Electronics Engineering FACsci ER / Internet / Book / Full text Digital electronics Logic circuits / Computer-aided design Verilog (Computer hardware description language) Digital electronics fast Logic circuits / Computer-aided design fast Verilog (Computer hardware description language) fast |
| title | Verilog coding for logic synthesis |
| title_auth | Verilog coding for logic synthesis |
| title_exact_search | Verilog coding for logic synthesis |
| title_full | Verilog coding for logic synthesis Weng Fook Lee |
| title_fullStr | Verilog coding for logic synthesis Weng Fook Lee |
| title_full_unstemmed | Verilog coding for logic synthesis Weng Fook Lee |
| title_short | Verilog coding for logic synthesis |
| title_sort | verilog coding for logic synthesis |
| topic | Electrical and Electronics Engineering FACsci ER / Internet / Book / Full text Digital electronics Logic circuits / Computer-aided design Verilog (Computer hardware description language) Digital electronics fast Logic circuits / Computer-aided design fast Verilog (Computer hardware description language) fast |
| topic_facet | Electrical and Electronics Engineering FACsci ER / Internet / Book / Full text Digital electronics Logic circuits / Computer-aided design Verilog (Computer hardware description language) |
| url | https://onlinelibrary.wiley.com/doi/book/10.1002/0471457566 |
| work_keys_str_mv | AT leewengfook verilogcodingforlogicsynthesis |