The designer's guide to VHDL:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
San Francisco, CA
Morgan Kaufmann
©2002
|
| Ausgabe: | 2nd ed |
| Schlagworte: | |
| Online-Zugang: | FAW01 FAW02 Volltext |
| Beschreibung: | Includes bibliographical references (pages 743-744) and index 1 Fundamental Concepts -- 2 Scalar Data Types and Operations -- 3 Sequential Statements -- 4 Composite Data Types and Operations -- 5 Basic Modeling Constructs -- 6 Case Study: A Pipelined Multiplier Accumulator -- 7 Subprograms -- 8 Packages and Use Clauses -- 9 Aliases -- 10 Case Study: A Bit-Vector Arithmetic Package -- 11 Resolved Signals -- 12 Generic Constants -- 13 Components and Configurations -- 14 Generate Statements -- 15 Case Study: The DLX Computer System -- 16 Guards and Blocks -- 17 Access Types and Abstract Data Types -- 18 Files and Input/Output -- 19 Case Study: Queuing Networks -- 20 Attributes and Groups -- 21 Miscellaneous Topics -- A Synthesis -- B The Predefined Package Standard -- C IEEE Standard Packages -- D Related Standards -- E VHDL Syntax -- F Differences -- G Answers to Exercises -- References -- Index Since the publication of the first edition of The Designer's Guide to VHDL in 1996, digital electronic systems have increased exponentially in their complexity, product lifetimes have dramatically shrunk, and reliability requirements have shot through the roof. As a result more and more designers have turned to VHDL to help them dramatically improve productivity as well as the quality of their designs. VHDL, the IEEE standard hardware description language for describing digital electronic systems, allows engineers to describe the structure and specify the function of a digital system as well as simulate and test it before manufacturing. In addition, designers use VHDL to synthesize a more detailed structure of the design, freeing them to concentrate on more strategic design decisions and reduce time to market. Adopted by designers around the world, the VHDL family of standards have recently been revised to address a range of issues, including portability across synthesis tools. This best-selling comprehensive tutorial for the language and authoritative reference on its use in hardware design at all levels--from system to gates--has been revised to reflect the new IEEE standard, VHDL-2001. Peter Ashenden, a member of the IEEE VHDL standards committee, presents the entire description language and builds a modeling methodology based on successful software engineering techniques. Reviewers on Amazon.com have consistently rated the first edition with five stars. This second edition updates the first, retaining the authors unique ability to teach this complex subject to a broad audience of students and practicing professionals. * Details how the new standard allows for increased portability across tools. * Covers related standards, including the Numeric Synthesis Package and the Synthesis Operability Package, demonstrating how they can be used for digital systems design. * Presents four extensive case studies to demonstrate and combine features of the language taught across multiple chapters. * Requires only a minimal background in programming, making it an excellent tutorial for anyone in computer architecture, digital systems engineering, or CAD. |
| Beschreibung: | 1 Online-Ressource (xxiv, 759 pages) |
| ISBN: | 0080477151 0585456569 1558606742 9780080477152 9780585456560 9781558606746 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV043093333 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 151126s2002 |||| o||u| ||||||eng d | ||
| 020 | |a 0080477151 |9 0-08-047715-1 | ||
| 020 | |a 0585456569 |9 0-585-45656-9 | ||
| 020 | |a 1558606742 |9 1-55860-674-2 | ||
| 020 | |a 9780080477152 |9 978-0-08-047715-2 | ||
| 020 | |a 9780585456560 |9 978-0-585-45656-0 | ||
| 020 | |a 9781558606746 |9 978-1-55860-674-6 | ||
| 035 | |a (OCoLC)52610576 | ||
| 035 | |a (DE-599)BVBBV043093333 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-1046 |a DE-1047 | ||
| 082 | 0 | |a 621.39/2 |2 21 | |
| 100 | 1 | |a Ashenden, Peter J. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a The designer's guide to VHDL |c Peter J. Ashenden |
| 250 | |a 2nd ed | ||
| 264 | 1 | |a San Francisco, CA |b Morgan Kaufmann |c ©2002 | |
| 300 | |a 1 Online-Ressource (xxiv, 759 pages) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Includes bibliographical references (pages 743-744) and index | ||
| 500 | |a 1 Fundamental Concepts -- 2 Scalar Data Types and Operations -- 3 Sequential Statements -- 4 Composite Data Types and Operations -- 5 Basic Modeling Constructs -- 6 Case Study: A Pipelined Multiplier Accumulator -- 7 Subprograms -- 8 Packages and Use Clauses -- 9 Aliases -- 10 Case Study: A Bit-Vector Arithmetic Package -- 11 Resolved Signals -- 12 Generic Constants -- 13 Components and Configurations -- 14 Generate Statements -- 15 Case Study: The DLX Computer System -- 16 Guards and Blocks -- 17 Access Types and Abstract Data Types -- 18 Files and Input/Output -- 19 Case Study: Queuing Networks -- 20 Attributes and Groups -- 21 Miscellaneous Topics -- A Synthesis -- B The Predefined Package Standard -- C IEEE Standard Packages -- D Related Standards -- E VHDL Syntax -- F Differences -- G Answers to Exercises -- References -- Index | ||
| 500 | |a Since the publication of the first edition of The Designer's Guide to VHDL in 1996, digital electronic systems have increased exponentially in their complexity, product lifetimes have dramatically shrunk, and reliability requirements have shot through the roof. As a result more and more designers have turned to VHDL to help them dramatically improve productivity as well as the quality of their designs. VHDL, the IEEE standard hardware description language for describing digital electronic systems, allows engineers to describe the structure and specify the function of a digital system as well as simulate and test it before manufacturing. In addition, designers use VHDL to synthesize a more detailed structure of the design, freeing them to concentrate on more strategic design decisions and reduce time to market. Adopted by designers around the world, the VHDL family of standards have recently been revised to address a range of issues, including portability across synthesis tools. | ||
| 500 | |a This best-selling comprehensive tutorial for the language and authoritative reference on its use in hardware design at all levels--from system to gates--has been revised to reflect the new IEEE standard, VHDL-2001. Peter Ashenden, a member of the IEEE VHDL standards committee, presents the entire description language and builds a modeling methodology based on successful software engineering techniques. Reviewers on Amazon.com have consistently rated the first edition with five stars. This second edition updates the first, retaining the authors unique ability to teach this complex subject to a broad audience of students and practicing professionals. * Details how the new standard allows for increased portability across tools. * Covers related standards, including the Numeric Synthesis Package and the Synthesis Operability Package, demonstrating how they can be used for digital systems design. | ||
| 500 | |a * Presents four extensive case studies to demonstrate and combine features of the language taught across multiple chapters. * Requires only a minimal background in programming, making it an excellent tutorial for anyone in computer architecture, digital systems engineering, or CAD. | ||
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 650 | 4 | |a Electronic digital computers / Computer simulation | |
| 650 | 4 | |a VHDL (Langage de description de matériel informatique) | |
| 650 | 4 | |a Ordinateurs | |
| 650 | 7 | |a COMPUTERS / Machine Theory |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Computer Engineering |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Hardware / General |2 bisacsh | |
| 650 | 7 | |a VHDL. |2 gtt | |
| 650 | 7 | |a Electronic digital computers / Computer simulation |2 fast | |
| 650 | 7 | |a VHDL (Computer hardware description language) |2 fast | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 650 | 4 | |a Electronic digital computers |x Computer simulation | |
| 650 | 0 | 7 | |a Computer |0 (DE-588)4070083-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Computersimulation |0 (DE-588)4148259-1 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Computer |0 (DE-588)4070083-5 |D s |
| 689 | 0 | 1 | |a Computersimulation |0 (DE-588)4148259-1 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 689 | 1 | 0 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 1 | |8 2\p |5 DE-604 | |
| 856 | 4 | 0 | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=83627 |x Aggregator |3 Volltext |
| 912 | |a ZDB-4-EBA | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028517525 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=83627 |l FAW01 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=83627 |l FAW02 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804175496264548352 |
|---|---|
| any_adam_object | |
| author | Ashenden, Peter J. |
| author_facet | Ashenden, Peter J. |
| author_role | aut |
| author_sort | Ashenden, Peter J. |
| author_variant | p j a pj pja |
| building | Verbundindex |
| bvnumber | BV043093333 |
| collection | ZDB-4-EBA |
| ctrlnum | (OCoLC)52610576 (DE-599)BVBBV043093333 |
| dewey-full | 621.39/2 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/2 |
| dewey-search | 621.39/2 |
| dewey-sort | 3621.39 12 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 2nd ed |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>05924nmm a2200709zc 4500</leader><controlfield tag="001">BV043093333</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">151126s2002 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0080477151</subfield><subfield code="9">0-08-047715-1</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0585456569</subfield><subfield code="9">0-585-45656-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1558606742</subfield><subfield code="9">1-55860-674-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780080477152</subfield><subfield code="9">978-0-08-047715-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780585456560</subfield><subfield code="9">978-0-585-45656-0</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781558606746</subfield><subfield code="9">978-1-55860-674-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)52610576</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043093333</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1046</subfield><subfield code="a">DE-1047</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/2</subfield><subfield code="2">21</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Ashenden, Peter J.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">The designer's guide to VHDL</subfield><subfield code="c">Peter J. Ashenden</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2nd ed</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">San Francisco, CA</subfield><subfield code="b">Morgan Kaufmann</subfield><subfield code="c">©2002</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xxiv, 759 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (pages 743-744) and index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">1 Fundamental Concepts -- 2 Scalar Data Types and Operations -- 3 Sequential Statements -- 4 Composite Data Types and Operations -- 5 Basic Modeling Constructs -- 6 Case Study: A Pipelined Multiplier Accumulator -- 7 Subprograms -- 8 Packages and Use Clauses -- 9 Aliases -- 10 Case Study: A Bit-Vector Arithmetic Package -- 11 Resolved Signals -- 12 Generic Constants -- 13 Components and Configurations -- 14 Generate Statements -- 15 Case Study: The DLX Computer System -- 16 Guards and Blocks -- 17 Access Types and Abstract Data Types -- 18 Files and Input/Output -- 19 Case Study: Queuing Networks -- 20 Attributes and Groups -- 21 Miscellaneous Topics -- A Synthesis -- B The Predefined Package Standard -- C IEEE Standard Packages -- D Related Standards -- E VHDL Syntax -- F Differences -- G Answers to Exercises -- References -- Index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Since the publication of the first edition of The Designer's Guide to VHDL in 1996, digital electronic systems have increased exponentially in their complexity, product lifetimes have dramatically shrunk, and reliability requirements have shot through the roof. As a result more and more designers have turned to VHDL to help them dramatically improve productivity as well as the quality of their designs. VHDL, the IEEE standard hardware description language for describing digital electronic systems, allows engineers to describe the structure and specify the function of a digital system as well as simulate and test it before manufacturing. In addition, designers use VHDL to synthesize a more detailed structure of the design, freeing them to concentrate on more strategic design decisions and reduce time to market. Adopted by designers around the world, the VHDL family of standards have recently been revised to address a range of issues, including portability across synthesis tools. </subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">This best-selling comprehensive tutorial for the language and authoritative reference on its use in hardware design at all levels--from system to gates--has been revised to reflect the new IEEE standard, VHDL-2001. Peter Ashenden, a member of the IEEE VHDL standards committee, presents the entire description language and builds a modeling methodology based on successful software engineering techniques. Reviewers on Amazon.com have consistently rated the first edition with five stars. This second edition updates the first, retaining the authors unique ability to teach this complex subject to a broad audience of students and practicing professionals. * Details how the new standard allows for increased portability across tools. * Covers related standards, including the Numeric Synthesis Package and the Synthesis Operability Package, demonstrating how they can be used for digital systems design. </subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">* Presents four extensive case studies to demonstrate and combine features of the language taught across multiple chapters. * Requires only a minimal background in programming, making it an excellent tutorial for anyone in computer architecture, digital systems engineering, or CAD.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers / Computer simulation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Langage de description de matériel informatique)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ordinateurs</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Machine Theory</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Computer Engineering</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Hardware / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">VHDL.</subfield><subfield code="2">gtt</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Electronic digital computers / Computer simulation</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">VHDL (Computer hardware description language)</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Computer simulation</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computersimulation</subfield><subfield code="0">(DE-588)4148259-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Computersimulation</subfield><subfield code="0">(DE-588)4148259-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=83627</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-EBA</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028517525</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=83627</subfield><subfield code="l">FAW01</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=83627</subfield><subfield code="l">FAW02</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV043093333 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:17:13Z |
| institution | BVB |
| isbn | 0080477151 0585456569 1558606742 9780080477152 9780585456560 9781558606746 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028517525 |
| oclc_num | 52610576 |
| open_access_boolean | |
| owner | DE-1046 DE-1047 |
| owner_facet | DE-1046 DE-1047 |
| physical | 1 Online-Ressource (xxiv, 759 pages) |
| psigel | ZDB-4-EBA ZDB-4-EBA FAW_PDA_EBA |
| publishDate | 2002 |
| publishDateSearch | 2002 |
| publishDateSort | 2002 |
| publisher | Morgan Kaufmann |
| record_format | marc |
| spelling | Ashenden, Peter J. Verfasser aut The designer's guide to VHDL Peter J. Ashenden 2nd ed San Francisco, CA Morgan Kaufmann ©2002 1 Online-Ressource (xxiv, 759 pages) txt rdacontent c rdamedia cr rdacarrier Includes bibliographical references (pages 743-744) and index 1 Fundamental Concepts -- 2 Scalar Data Types and Operations -- 3 Sequential Statements -- 4 Composite Data Types and Operations -- 5 Basic Modeling Constructs -- 6 Case Study: A Pipelined Multiplier Accumulator -- 7 Subprograms -- 8 Packages and Use Clauses -- 9 Aliases -- 10 Case Study: A Bit-Vector Arithmetic Package -- 11 Resolved Signals -- 12 Generic Constants -- 13 Components and Configurations -- 14 Generate Statements -- 15 Case Study: The DLX Computer System -- 16 Guards and Blocks -- 17 Access Types and Abstract Data Types -- 18 Files and Input/Output -- 19 Case Study: Queuing Networks -- 20 Attributes and Groups -- 21 Miscellaneous Topics -- A Synthesis -- B The Predefined Package Standard -- C IEEE Standard Packages -- D Related Standards -- E VHDL Syntax -- F Differences -- G Answers to Exercises -- References -- Index Since the publication of the first edition of The Designer's Guide to VHDL in 1996, digital electronic systems have increased exponentially in their complexity, product lifetimes have dramatically shrunk, and reliability requirements have shot through the roof. As a result more and more designers have turned to VHDL to help them dramatically improve productivity as well as the quality of their designs. VHDL, the IEEE standard hardware description language for describing digital electronic systems, allows engineers to describe the structure and specify the function of a digital system as well as simulate and test it before manufacturing. In addition, designers use VHDL to synthesize a more detailed structure of the design, freeing them to concentrate on more strategic design decisions and reduce time to market. Adopted by designers around the world, the VHDL family of standards have recently been revised to address a range of issues, including portability across synthesis tools. This best-selling comprehensive tutorial for the language and authoritative reference on its use in hardware design at all levels--from system to gates--has been revised to reflect the new IEEE standard, VHDL-2001. Peter Ashenden, a member of the IEEE VHDL standards committee, presents the entire description language and builds a modeling methodology based on successful software engineering techniques. Reviewers on Amazon.com have consistently rated the first edition with five stars. This second edition updates the first, retaining the authors unique ability to teach this complex subject to a broad audience of students and practicing professionals. * Details how the new standard allows for increased portability across tools. * Covers related standards, including the Numeric Synthesis Package and the Synthesis Operability Package, demonstrating how they can be used for digital systems design. * Presents four extensive case studies to demonstrate and combine features of the language taught across multiple chapters. * Requires only a minimal background in programming, making it an excellent tutorial for anyone in computer architecture, digital systems engineering, or CAD. VHDL (Computer hardware description language) Electronic digital computers / Computer simulation VHDL (Langage de description de matériel informatique) Ordinateurs COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh VHDL. gtt Electronic digital computers / Computer simulation fast VHDL (Computer hardware description language) fast Electronic digital computers Computer simulation Computer (DE-588)4070083-5 gnd rswk-swf VHDL (DE-588)4254792-1 gnd rswk-swf Computersimulation (DE-588)4148259-1 gnd rswk-swf Computer (DE-588)4070083-5 s Computersimulation (DE-588)4148259-1 s 1\p DE-604 VHDL (DE-588)4254792-1 s 2\p DE-604 http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=83627 Aggregator Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Ashenden, Peter J. The designer's guide to VHDL VHDL (Computer hardware description language) Electronic digital computers / Computer simulation VHDL (Langage de description de matériel informatique) Ordinateurs COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh VHDL. gtt Electronic digital computers / Computer simulation fast VHDL (Computer hardware description language) fast Electronic digital computers Computer simulation Computer (DE-588)4070083-5 gnd VHDL (DE-588)4254792-1 gnd Computersimulation (DE-588)4148259-1 gnd |
| subject_GND | (DE-588)4070083-5 (DE-588)4254792-1 (DE-588)4148259-1 |
| title | The designer's guide to VHDL |
| title_auth | The designer's guide to VHDL |
| title_exact_search | The designer's guide to VHDL |
| title_full | The designer's guide to VHDL Peter J. Ashenden |
| title_fullStr | The designer's guide to VHDL Peter J. Ashenden |
| title_full_unstemmed | The designer's guide to VHDL Peter J. Ashenden |
| title_short | The designer's guide to VHDL |
| title_sort | the designer s guide to vhdl |
| topic | VHDL (Computer hardware description language) Electronic digital computers / Computer simulation VHDL (Langage de description de matériel informatique) Ordinateurs COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh VHDL. gtt Electronic digital computers / Computer simulation fast VHDL (Computer hardware description language) fast Electronic digital computers Computer simulation Computer (DE-588)4070083-5 gnd VHDL (DE-588)4254792-1 gnd Computersimulation (DE-588)4148259-1 gnd |
| topic_facet | VHDL (Computer hardware description language) Electronic digital computers / Computer simulation VHDL (Langage de description de matériel informatique) Ordinateurs COMPUTERS / Machine Theory COMPUTERS / Computer Engineering COMPUTERS / Hardware / General VHDL. Electronic digital computers Computer simulation Computer VHDL Computersimulation |
| url | http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=83627 |
| work_keys_str_mv | AT ashendenpeterj thedesignersguidetovhdl |