RTL hardware design using VHDL: coding for efficiency, portability, and scalability
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Hoboken, N.J.
Wiley-Interscience
©2006
|
| Schlagworte: | |
| Online-Zugang: | FAW01 FAW02 Volltext |
| Beschreibung: | Includes bibliographical references (pages 665-666) and index Introduction to digital system design -- Overview of hardware description languages -- Basic language constructs of VHDL -- Concurrent signal assignment statements of VHDL -- Sequential statements of VHDL -- Synthesis of VHDL code -- Combinational circuit design : practice -- Sequential circuit design : principle -- Sequential circuit design : practice -- Finite state machine : principle and practice -- Register transfer methodology : principle -- Register transfer methodology : practice -- Hierarchical design in VHDL -- Parameterized design : principle -- Parameterized design : practice -- Clock and synchronization : principle and practice |
| Beschreibung: | 1 Online-Ressource (xxiii, 669 pages) |
| ISBN: | 0471720925 047178639X 0471786411 9780471720928 9780471786399 9780471786412 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV043090503 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 151126s2006 |||| o||u| ||||||eng d | ||
| 020 | |a 0471720925 |9 0-471-72092-5 | ||
| 020 | |a 047178639X |9 0-471-78639-X | ||
| 020 | |a 0471786411 |9 0-471-78641-1 | ||
| 020 | |a 9780471720928 |9 978-0-471-72092-8 | ||
| 020 | |a 9780471786399 |9 978-0-471-78639-9 | ||
| 020 | |a 9780471786412 |9 978-0-471-78641-2 | ||
| 035 | |a (OCoLC)69253176 | ||
| 035 | |a (DE-599)BVBBV043090503 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-1046 |a DE-1047 | ||
| 082 | 0 | |a 621.39/2 |2 22 | |
| 100 | 1 | |a Chu, Pong P. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a RTL hardware design using VHDL |b coding for efficiency, portability, and scalability |c Pong P. Chu |
| 264 | 1 | |a Hoboken, N.J. |b Wiley-Interscience |c ©2006 | |
| 300 | |a 1 Online-Ressource (xxiii, 669 pages) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Includes bibliographical references (pages 665-666) and index | ||
| 500 | |a Introduction to digital system design -- Overview of hardware description languages -- Basic language constructs of VHDL -- Concurrent signal assignment statements of VHDL -- Sequential statements of VHDL -- Synthesis of VHDL code -- Combinational circuit design : practice -- Sequential circuit design : principle -- Sequential circuit design : practice -- Finite state machine : principle and practice -- Register transfer methodology : principle -- Register transfer methodology : practice -- Hierarchical design in VHDL -- Parameterized design : principle -- Parameterized design : practice -- Clock and synchronization : principle and practice | ||
| 650 | 4 | |a Digital electronics / Data processing | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 650 | 4 | |a Registers (Computers) | |
| 650 | 7 | |a COMPUTERS / Machine Theory |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Computer Engineering |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Hardware / General |2 bisacsh | |
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Digital electronics |x Data processing | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 856 | 4 | 0 | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=158127 |x Aggregator |3 Volltext |
| 912 | |a ZDB-4-EBA | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028514694 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=158127 |l FAW01 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=158127 |l FAW02 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804175490992308224 |
|---|---|
| any_adam_object | |
| author | Chu, Pong P. |
| author_facet | Chu, Pong P. |
| author_role | aut |
| author_sort | Chu, Pong P. |
| author_variant | p p c pp ppc |
| building | Verbundindex |
| bvnumber | BV043090503 |
| collection | ZDB-4-EBA |
| ctrlnum | (OCoLC)69253176 (DE-599)BVBBV043090503 |
| dewey-full | 621.39/2 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/2 |
| dewey-search | 621.39/2 |
| dewey-sort | 3621.39 12 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02948nmm a2200553zc 4500</leader><controlfield tag="001">BV043090503</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">151126s2006 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0471720925</subfield><subfield code="9">0-471-72092-5</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">047178639X</subfield><subfield code="9">0-471-78639-X</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0471786411</subfield><subfield code="9">0-471-78641-1</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780471720928</subfield><subfield code="9">978-0-471-72092-8</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780471786399</subfield><subfield code="9">978-0-471-78639-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780471786412</subfield><subfield code="9">978-0-471-78641-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)69253176</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043090503</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1046</subfield><subfield code="a">DE-1047</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/2</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Chu, Pong P.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">RTL hardware design using VHDL</subfield><subfield code="b">coding for efficiency, portability, and scalability</subfield><subfield code="c">Pong P. Chu</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Hoboken, N.J.</subfield><subfield code="b">Wiley-Interscience</subfield><subfield code="c">©2006</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xxiii, 669 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (pages 665-666) and index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Introduction to digital system design -- Overview of hardware description languages -- Basic language constructs of VHDL -- Concurrent signal assignment statements of VHDL -- Sequential statements of VHDL -- Synthesis of VHDL code -- Combinational circuit design : practice -- Sequential circuit design : principle -- Sequential circuit design : practice -- Finite state machine : principle and practice -- Register transfer methodology : principle -- Register transfer methodology : practice -- Hierarchical design in VHDL -- Parameterized design : principle -- Parameterized design : practice -- Clock and synchronization : principle and practice</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics / Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Registers (Computers)</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Machine Theory</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Computer Engineering</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Hardware / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=158127</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-EBA</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028514694</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=158127</subfield><subfield code="l">FAW01</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=158127</subfield><subfield code="l">FAW02</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV043090503 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:17:08Z |
| institution | BVB |
| isbn | 0471720925 047178639X 0471786411 9780471720928 9780471786399 9780471786412 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028514694 |
| oclc_num | 69253176 |
| open_access_boolean | |
| owner | DE-1046 DE-1047 |
| owner_facet | DE-1046 DE-1047 |
| physical | 1 Online-Ressource (xxiii, 669 pages) |
| psigel | ZDB-4-EBA ZDB-4-EBA FAW_PDA_EBA |
| publishDate | 2006 |
| publishDateSearch | 2006 |
| publishDateSort | 2006 |
| publisher | Wiley-Interscience |
| record_format | marc |
| spelling | Chu, Pong P. Verfasser aut RTL hardware design using VHDL coding for efficiency, portability, and scalability Pong P. Chu Hoboken, N.J. Wiley-Interscience ©2006 1 Online-Ressource (xxiii, 669 pages) txt rdacontent c rdamedia cr rdacarrier Includes bibliographical references (pages 665-666) and index Introduction to digital system design -- Overview of hardware description languages -- Basic language constructs of VHDL -- Concurrent signal assignment statements of VHDL -- Sequential statements of VHDL -- Synthesis of VHDL code -- Combinational circuit design : practice -- Sequential circuit design : principle -- Sequential circuit design : practice -- Finite state machine : principle and practice -- Register transfer methodology : principle -- Register transfer methodology : practice -- Hierarchical design in VHDL -- Parameterized design : principle -- Parameterized design : practice -- Clock and synchronization : principle and practice Digital electronics / Data processing VHDL (Computer hardware description language) Registers (Computers) COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh Datenverarbeitung Digital electronics Data processing VHDL (DE-588)4254792-1 gnd rswk-swf VHDL (DE-588)4254792-1 s 1\p DE-604 http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=158127 Aggregator Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Chu, Pong P. RTL hardware design using VHDL coding for efficiency, portability, and scalability Digital electronics / Data processing VHDL (Computer hardware description language) Registers (Computers) COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh Datenverarbeitung Digital electronics Data processing VHDL (DE-588)4254792-1 gnd |
| subject_GND | (DE-588)4254792-1 |
| title | RTL hardware design using VHDL coding for efficiency, portability, and scalability |
| title_auth | RTL hardware design using VHDL coding for efficiency, portability, and scalability |
| title_exact_search | RTL hardware design using VHDL coding for efficiency, portability, and scalability |
| title_full | RTL hardware design using VHDL coding for efficiency, portability, and scalability Pong P. Chu |
| title_fullStr | RTL hardware design using VHDL coding for efficiency, portability, and scalability Pong P. Chu |
| title_full_unstemmed | RTL hardware design using VHDL coding for efficiency, portability, and scalability Pong P. Chu |
| title_short | RTL hardware design using VHDL |
| title_sort | rtl hardware design using vhdl coding for efficiency portability and scalability |
| title_sub | coding for efficiency, portability, and scalability |
| topic | Digital electronics / Data processing VHDL (Computer hardware description language) Registers (Computers) COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh Datenverarbeitung Digital electronics Data processing VHDL (DE-588)4254792-1 gnd |
| topic_facet | Digital electronics / Data processing VHDL (Computer hardware description language) Registers (Computers) COMPUTERS / Machine Theory COMPUTERS / Computer Engineering COMPUTERS / Hardware / General Datenverarbeitung Digital electronics Data processing VHDL |
| url | http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=158127 |
| work_keys_str_mv | AT chupongp rtlhardwaredesignusingvhdlcodingforefficiencyportabilityandscalability |