Computer architecture: a quantitative approach
Saved in:
| Main Author: | |
|---|---|
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Amsterdam
Elsevier/Morgan Kaufmann Publishers
© 2007
|
| Edition: | 4th ed |
| Subjects: | |
| Online Access: | FAW01 FAW02 Volltext |
| Item Description: | Includes bibliographical references and index Fundamentals of computer design -- Instruction-level parallelism and its exploitation -- Limits on instruction-level parallelism -- Multiprocessors and thread-level parallelism -- Memory hierarchy design -- Storage systems -- Pipelining: basic and intermediate concepts -- Instruction set principles and examples -- Review of memory hierarchy The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth edition of Computer Architecture, the authors focus on this historic shift, increasing their coverage of multiprocessors and exploring the most effective ways of achieving parallelism as the key to unlocking the power of multiple processor architectures. Additionally, the new edition has expanded and updated coverage of design topics beyond processor performance, including power, reliability, availability, and dependability |
| Physical Description: | 1 Online-Ressource (1 volume (various pagings)) |
| ISBN: | 0080475027 9780080475028 |
Staff View
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV043070941 | ||
| 003 | DE-604 | ||
| 005 | 20200303 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 151126s2007 |||| o||u| ||||||eng d | ||
| 020 | |a 0080475027 |c electronic bk. |9 0-08-047502-7 | ||
| 020 | |a 9780080475028 |c electronic bk. |9 978-0-08-047502-8 | ||
| 035 | |a (OCoLC)145556090 | ||
| 035 | |a (DE-599)BVBBV043070941 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-1046 |a DE-1047 | ||
| 082 | 0 | |a 004.2/2 |2 22 | |
| 084 | |a ST 150 |0 (DE-625)143594: |2 rvk | ||
| 100 | 1 | |a Hennessy, John L. |d 1952- |e Verfasser |0 (DE-588)114326436 |4 aut | |
| 245 | 1 | 0 | |a Computer architecture |b a quantitative approach |c John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau [and others] |
| 250 | |a 4th ed | ||
| 264 | 1 | |a Amsterdam |b Elsevier/Morgan Kaufmann Publishers |c © 2007 | |
| 300 | |a 1 Online-Ressource (1 volume (various pagings)) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Includes bibliographical references and index | ||
| 500 | |a Fundamentals of computer design -- Instruction-level parallelism and its exploitation -- Limits on instruction-level parallelism -- Multiprocessors and thread-level parallelism -- Memory hierarchy design -- Storage systems -- Pipelining: basic and intermediate concepts -- Instruction set principles and examples -- Review of memory hierarchy | ||
| 500 | |a The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth edition of Computer Architecture, the authors focus on this historic shift, increasing their coverage of multiprocessors and exploring the most effective ways of achieving parallelism as the key to unlocking the power of multiple processor architectures. Additionally, the new edition has expanded and updated coverage of design topics beyond processor performance, including power, reliability, availability, and dependability | ||
| 650 | 4 | |a Ordinateurs / Architecture | |
| 650 | 4 | |a Ordinateurs / Mémoires | |
| 650 | 4 | |a Parallélisme (Informatique) | |
| 650 | 4 | |a Systèmes enfouis (Informatique) / Conception et construction | |
| 650 | 4 | |a Réseaux d'ordinateurs | |
| 650 | 4 | |a Hiérarchie de mémoires (Informatique) | |
| 650 | 4 | |a Multiprocesseurs | |
| 650 | 4 | |a Arithmétique interne des ordinateurs | |
| 650 | 7 | |a COMPUTERS / Systems Architecture / General |2 bisacsh | |
| 650 | 7 | |a Computer architecture |2 fast | |
| 650 | 7 | |a Arquitetura e organização de computadores |2 larpcal | |
| 650 | 4 | |a Architektur | |
| 650 | 4 | |a Computer architecture | |
| 650 | 0 | 7 | |a Konstruktion |0 (DE-588)4032231-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Computerarchitektur |0 (DE-588)4048717-9 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Computerarchitektur |0 (DE-588)4048717-9 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 689 | 1 | 0 | |a Konstruktion |0 (DE-588)4032231-2 |D s |
| 689 | 1 | |8 2\p |5 DE-604 | |
| 700 | 1 | |a Patterson, David A. |d 1947- |e Sonstige |0 (DE-588)114326452 |4 oth | |
| 700 | 1 | |a Arpaci-Dusseau, Andrea C. |e Sonstige |0 (DE-588)1154327930 |4 oth | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Paperback |z 0-12-370490-1 |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Paperback |z 978-0-12-370490-0 |
| 856 | 4 | 0 | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=193594 |x Aggregator |3 Volltext |
| 912 | |a ZDB-4-EBA | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028495132 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=193594 |l FAW01 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=193594 |l FAW02 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
Record in the Search Index
| _version_ | 1804175454223990784 |
|---|---|
| any_adam_object | |
| author | Hennessy, John L. 1952- |
| author_GND | (DE-588)114326436 (DE-588)114326452 (DE-588)1154327930 |
| author_facet | Hennessy, John L. 1952- |
| author_role | aut |
| author_sort | Hennessy, John L. 1952- |
| author_variant | j l h jl jlh |
| building | Verbundindex |
| bvnumber | BV043070941 |
| classification_rvk | ST 150 |
| collection | ZDB-4-EBA |
| ctrlnum | (OCoLC)145556090 (DE-599)BVBBV043070941 |
| dewey-full | 004.2/2 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 004 - Computer science |
| dewey-raw | 004.2/2 |
| dewey-search | 004.2/2 |
| dewey-sort | 14.2 12 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| edition | 4th ed |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>04245nmm a2200685zc 4500</leader><controlfield tag="001">BV043070941</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20200303 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">151126s2007 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0080475027</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">0-08-047502-7</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780080475028</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">978-0-08-047502-8</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)145556090</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043070941</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1046</subfield><subfield code="a">DE-1047</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.2/2</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 150</subfield><subfield code="0">(DE-625)143594:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Hennessy, John L.</subfield><subfield code="d">1952-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)114326436</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Computer architecture</subfield><subfield code="b">a quantitative approach</subfield><subfield code="c">John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau [and others]</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">4th ed</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="b">Elsevier/Morgan Kaufmann Publishers</subfield><subfield code="c">© 2007</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (1 volume (various pagings))</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Fundamentals of computer design -- Instruction-level parallelism and its exploitation -- Limits on instruction-level parallelism -- Multiprocessors and thread-level parallelism -- Memory hierarchy design -- Storage systems -- Pipelining: basic and intermediate concepts -- Instruction set principles and examples -- Review of memory hierarchy</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth edition of Computer Architecture, the authors focus on this historic shift, increasing their coverage of multiprocessors and exploring the most effective ways of achieving parallelism as the key to unlocking the power of multiple processor architectures. Additionally, the new edition has expanded and updated coverage of design topics beyond processor performance, including power, reliability, availability, and dependability</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ordinateurs / Architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ordinateurs / Mémoires</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Parallélisme (Informatique)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systèmes enfouis (Informatique) / Conception et construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Réseaux d'ordinateurs</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Hiérarchie de mémoires (Informatique)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Multiprocesseurs</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Arithmétique interne des ordinateurs</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Systems Architecture / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer architecture</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Arquitetura e organização de computadores</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Architektur</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Konstruktion</subfield><subfield code="0">(DE-588)4032231-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Konstruktion</subfield><subfield code="0">(DE-588)4032231-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Patterson, David A.</subfield><subfield code="d">1947-</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)114326452</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Arpaci-Dusseau, Andrea C.</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)1154327930</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Paperback</subfield><subfield code="z">0-12-370490-1</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Paperback</subfield><subfield code="z">978-0-12-370490-0</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=193594</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-EBA</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028495132</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=193594</subfield><subfield code="l">FAW01</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=193594</subfield><subfield code="l">FAW02</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV043070941 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:16:32Z |
| institution | BVB |
| isbn | 0080475027 9780080475028 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028495132 |
| oclc_num | 145556090 |
| open_access_boolean | |
| owner | DE-1046 DE-1047 |
| owner_facet | DE-1046 DE-1047 |
| physical | 1 Online-Ressource (1 volume (various pagings)) |
| psigel | ZDB-4-EBA ZDB-4-EBA FAW_PDA_EBA |
| publishDate | 2007 |
| publishDateSearch | 2007 |
| publishDateSort | 2007 |
| publisher | Elsevier/Morgan Kaufmann Publishers |
| record_format | marc |
| spelling | Hennessy, John L. 1952- Verfasser (DE-588)114326436 aut Computer architecture a quantitative approach John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau [and others] 4th ed Amsterdam Elsevier/Morgan Kaufmann Publishers © 2007 1 Online-Ressource (1 volume (various pagings)) txt rdacontent c rdamedia cr rdacarrier Includes bibliographical references and index Fundamentals of computer design -- Instruction-level parallelism and its exploitation -- Limits on instruction-level parallelism -- Multiprocessors and thread-level parallelism -- Memory hierarchy design -- Storage systems -- Pipelining: basic and intermediate concepts -- Instruction set principles and examples -- Review of memory hierarchy The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth edition of Computer Architecture, the authors focus on this historic shift, increasing their coverage of multiprocessors and exploring the most effective ways of achieving parallelism as the key to unlocking the power of multiple processor architectures. Additionally, the new edition has expanded and updated coverage of design topics beyond processor performance, including power, reliability, availability, and dependability Ordinateurs / Architecture Ordinateurs / Mémoires Parallélisme (Informatique) Systèmes enfouis (Informatique) / Conception et construction Réseaux d'ordinateurs Hiérarchie de mémoires (Informatique) Multiprocesseurs Arithmétique interne des ordinateurs COMPUTERS / Systems Architecture / General bisacsh Computer architecture fast Arquitetura e organização de computadores larpcal Architektur Computer architecture Konstruktion (DE-588)4032231-2 gnd rswk-swf Computerarchitektur (DE-588)4048717-9 gnd rswk-swf Computerarchitektur (DE-588)4048717-9 s 1\p DE-604 Konstruktion (DE-588)4032231-2 s 2\p DE-604 Patterson, David A. 1947- Sonstige (DE-588)114326452 oth Arpaci-Dusseau, Andrea C. Sonstige (DE-588)1154327930 oth Erscheint auch als Druck-Ausgabe, Paperback 0-12-370490-1 Erscheint auch als Druck-Ausgabe, Paperback 978-0-12-370490-0 http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=193594 Aggregator Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Hennessy, John L. 1952- Computer architecture a quantitative approach Ordinateurs / Architecture Ordinateurs / Mémoires Parallélisme (Informatique) Systèmes enfouis (Informatique) / Conception et construction Réseaux d'ordinateurs Hiérarchie de mémoires (Informatique) Multiprocesseurs Arithmétique interne des ordinateurs COMPUTERS / Systems Architecture / General bisacsh Computer architecture fast Arquitetura e organização de computadores larpcal Architektur Computer architecture Konstruktion (DE-588)4032231-2 gnd Computerarchitektur (DE-588)4048717-9 gnd |
| subject_GND | (DE-588)4032231-2 (DE-588)4048717-9 |
| title | Computer architecture a quantitative approach |
| title_auth | Computer architecture a quantitative approach |
| title_exact_search | Computer architecture a quantitative approach |
| title_full | Computer architecture a quantitative approach John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau [and others] |
| title_fullStr | Computer architecture a quantitative approach John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau [and others] |
| title_full_unstemmed | Computer architecture a quantitative approach John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau [and others] |
| title_short | Computer architecture |
| title_sort | computer architecture a quantitative approach |
| title_sub | a quantitative approach |
| topic | Ordinateurs / Architecture Ordinateurs / Mémoires Parallélisme (Informatique) Systèmes enfouis (Informatique) / Conception et construction Réseaux d'ordinateurs Hiérarchie de mémoires (Informatique) Multiprocesseurs Arithmétique interne des ordinateurs COMPUTERS / Systems Architecture / General bisacsh Computer architecture fast Arquitetura e organização de computadores larpcal Architektur Computer architecture Konstruktion (DE-588)4032231-2 gnd Computerarchitektur (DE-588)4048717-9 gnd |
| topic_facet | Ordinateurs / Architecture Ordinateurs / Mémoires Parallélisme (Informatique) Systèmes enfouis (Informatique) / Conception et construction Réseaux d'ordinateurs Hiérarchie de mémoires (Informatique) Multiprocesseurs Arithmétique interne des ordinateurs COMPUTERS / Systems Architecture / General Computer architecture Arquitetura e organização de computadores Architektur Konstruktion Computerarchitektur |
| url | http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=193594 |
| work_keys_str_mv | AT hennessyjohnl computerarchitectureaquantitativeapproach AT pattersondavida computerarchitectureaquantitativeapproach AT arpacidusseauandreac computerarchitectureaquantitativeapproach |