Computer architecture: a quantitative approach
Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Hennessy, John L. 1952- (VerfasserIn)
Format: Elektronisch E-Book
Sprache:English
Veröffentlicht: Amsterdam Elsevier/Morgan Kaufmann Publishers © 2007
Ausgabe:4th ed
Schlagworte:
Online-Zugang:FAW01
FAW02
Volltext
Beschreibung:Includes bibliographical references and index
Fundamentals of computer design -- Instruction-level parallelism and its exploitation -- Limits on instruction-level parallelism -- Multiprocessors and thread-level parallelism -- Memory hierarchy design -- Storage systems -- Pipelining: basic and intermediate concepts -- Instruction set principles and examples -- Review of memory hierarchy
The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth edition of Computer Architecture, the authors focus on this historic shift, increasing their coverage of multiprocessors and exploring the most effective ways of achieving parallelism as the key to unlocking the power of multiple processor architectures. Additionally, the new edition has expanded and updated coverage of design topics beyond processor performance, including power, reliability, availability, and dependability
Beschreibung:1 Online-Ressource (1 volume (various pagings))
ISBN:0080475027
9780080475028

Es ist kein Print-Exemplar vorhanden.

Fernleihe Bestellen Achtung: Nicht im THWS-Bestand! Volltext öffnen