ARM system developer's guide: designing and optimizing system software
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
San Francisco, CA
Elsevier/ Morgan Kaufman
©2004
|
| Schlagworte: | |
| Online-Zugang: | FAW01 FAW02 Volltext |
| Beschreibung: | Over the last ten years, the ARM architecture has become one of the most pervasive architectures in the world, with more than 2 billion ARM-based processors embedded in products ranging from cell phones to automotive braking systems. A world-wide community of ARM developers in semiconductor and product design companies includes software developers, system designers and hardware engineers. To date no book has directly addressed their need to develop the system and software for an ARM-based system. This text fills that gap. This book provides a comprehensive description of the operation of the ARM core from a developers perspective with a clear emphasis on software. It demonstrates not only how to write efficient ARM software in C and assembly but also how to optimize code. Example code throughout the book can be integrated into commercial products or used as templates to enable quick creation of productive software. The book covers both the ARM and Thumb instruction sets, covers Intel's XScale Processors, outlines distinctions among the versions of the ARM architecture, demonstrates how to implement DSP algorithms, explains exception and interrupt handling, describes the cache technologies that surround the ARM cores as well as the most efficient memory management techniques. A final chapter looks forward to the future of the ARM architecture considering ARMv6, the latest change to the instruction set, which has been designed to improve the DSP and media processing capabilities of the architecture. * No other book describes the ARM core from a system and software perspective. * Author team combines extensive ARM software engineering experience with an in-depth knowledge of ARM developer needs. * Practical, executable code is fully explained in the book and available on the publisher's Website. * Includes a simple embedded operating system Table of Contents: -- 1. ARM Embedded Systems -- 1.1 The RISC Design Philosophy -- 1.2 The ARM Design Philosophy -- 1.3 Embedded System Hardware -- 1.4 Embedded System Software -- 1.5 Summary -- 2 ARM Processor Fundamentals -- 2.1 Registers -- 2.2 Current Program Status Register -- 2.3 Pipeline -- 2.4 Exceptions, Interrupts, and the Vector Table -- 2.5 Core Extensions -- 2.6 Architecture Revisions -- 2.7 ARM Processor Families -- 2.8 Summary -- 3 Introduction to the ARM Instruction Set -- 3.1 Data Processing Instructions -- 3.2 Branch Instructions -- 3.3 Load-Store Instructions -- 3.4 Software Interrupt Instruction -- 3.5 Program Status Register Instructions -- 3.6 Loading Constants -- 3.7 ARMv5E Extensions -- 3.8 Conditional Execution -- 3.9 Summary -- 4 Introduction to the Thumb Instruction Set -- 4.1 Thumb Register Usage -- 4.2 ARM-Thumb Interworking -- 4.3 Other Branch Instructions -- 4.4 Data Processing Instructions -- 4.5 Single-Register Load-Store Instructions -- - 4.6 Multiple-Register Load-Store Instructions -- 4.7 Stack Instructions -- 4.8 Software Interrupt Instruction -- 4.9 Summary -- 5 Efficient C Programming -- 5.1 Overview of C Compilers and Optimization -- 5.2 Basic C Data Types -- 5.3 C Looping Structures -- 5.4 Register Allocation -- 5.5 Function Calls -- 5.6 Pointer Aliasing -- 5.7 Structure Arrangement -- 5.8 Bit-fields -- 5.9 Unaligned Data and Endianness -- 5.10 Division -- 5.11 Floating Point -- 5.12 Inline Functions and Inline Assembly -- 5.13 Portability Issues -- 5.14 Summary -- 6 Writing and Optimizing ARM Assembly Code -- 6.1 Writing Assembly Code -- 6.2 Profiling and Cycle Counting -- 6.3 Instruction Scheduling -- 6.4 Register Allocation -- 6.5 Conditional Execution -- 6.6 Looping Constructs -- 6.7 Bit Manipulation -- 6.8 Efficient Switches -- 6.9 Handling Unaligned Data -- 6.10 Summary -- 7 Optimized Primitives -- 7.1 Double-Precision Integer Multiplication -- 7.2 Integer Normalization and Count Leading Zeros -- - 7.3 Division -- 7.4 Square Roots -- 7.5 Transcendental Functions: log, exp, sin, cos -- 7.6 Endian Reversal and Bit Operations -- 7.7 Saturated and Rounded Arithmetic -- 7.8 Random Number Generation -- 7.9 Summary -- 8 Digital Signal Processing -- 8.1 Representing a Digital Signal -- 8.2 Introduction to DSP on the ARM -- 8.3 FIR filters -- 8.4 IIR Filters -- 8.5 The Discrete Fourier Transform -- 8.6 Summary -- 9 Exception and Interruput Handling -- 9.1 Exception Handling -- 9.2 Interrupts -- 9.3 Interrupt Handling Schemes -- 9.4 Summary -- 10 Firmware -- 10.1 Firmware and Bootloader -- 10.2 Example: Sandstone -- 10.3 Summary -- 11 Embedded Operating Systems -- 11.1 Fundamental Components -- 11.2 Example: Simple Little Operating System -- 11.3 Summary -- 12 Caches -- 12.1 The Memory Hierarchy and Cache Memory -- 12.2 Cache Architecture -- 12.3 Cache Policy -- 12.4 Coprocessor 15 and Caches -- 12.5 Flushing and Cleaning Cache Memory -- 12.6 Cache Lockdown -- - 12.7 Caches and Software Performance -- 12.8 Summary -- 13 Memory Protection Units -- 13.1 Protected Regions -- 13.2 Initializing the MPU, Caches, and Write Buffer -- 13.3 Demonstration of an MPU system -- 13.4 Summary -- 14 Memory Management Units -- 14.1 Moving from an MPU to an MMU -- 14.2 How Virtual Memory Works -- 14.3 Details of the ARM MMU -- 14.4 Page Tables -- 14.5 The Translation Lookaside Buffer -- 14.6 Domains and Memory Access Permission -- 14.7 The Caches and Write Buffer -- 14.8 Coprocessor 15 and MMU Configuration -- 14.9 The Fast Context Switch Extension -- 14.10 Demonstration: A Small Virtual Memory System -- 14.11 The Demonstration as mmuSLOS -- 14.12 Summary -- 15 The Future of the Architecture -- by John Rayfield -- 15.1 Advanced DSP and SIMD Support in ARMv6 -- 15.2 System and Multiprocessor Support Additions to ARMv6 -- 15.3 ARMv6 Implementations -- 15.4 Future Technologies beyond ARMv6 -- 15.5 Conclusions -- Appendix A: ARM and Thumb Assembler Instructions -- - Appendix: B ARM and Thumb Instruction Encodings -- Appendix C: Processors and Architecture -- Appendix D: Instruction Cycle Timings -- Appendix E: Suggested Reading -- Index Includes bibliographical references (pages 667-668) and index |
| Beschreibung: | 1 Online-Ressource (xiii, 689 pages) |
| ISBN: | 0080490492 1558608745 9780080490496 9781558608740 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV043044636 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 151123s2004 |||| o||u| ||||||eng d | ||
| 020 | |a 0080490492 |c electronic bk. |9 0-08-049049-2 | ||
| 020 | |a 1558608745 |9 1-55860-874-5 | ||
| 020 | |a 9780080490496 |c electronic bk. |9 978-0-08-049049-6 | ||
| 020 | |a 9781558608740 |9 978-1-55860-874-0 | ||
| 035 | |a (OCoLC)162129895 | ||
| 035 | |a (DE-599)BVBBV043044636 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-1046 |a DE-1047 | ||
| 082 | 0 | |a 005.1 |2 22 | |
| 100 | 1 | |a Sloss, Andrew N. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a ARM system developer's guide |b designing and optimizing system software |c Andrew N. Sloss, Dominic Symes, Chris Wright ; with a contribution by John Rayfield |
| 264 | 1 | |a San Francisco, CA |b Elsevier/ Morgan Kaufman |c ©2004 | |
| 300 | |a 1 Online-Ressource (xiii, 689 pages) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Over the last ten years, the ARM architecture has become one of the most pervasive architectures in the world, with more than 2 billion ARM-based processors embedded in products ranging from cell phones to automotive braking systems. A world-wide community of ARM developers in semiconductor and product design companies includes software developers, system designers and hardware engineers. To date no book has directly addressed their need to develop the system and software for an ARM-based system. This text fills that gap. This book provides a comprehensive description of the operation of the ARM core from a developers perspective with a clear emphasis on software. It demonstrates not only how to write efficient ARM software in C and assembly but also how to optimize code. Example code throughout the book can be integrated into commercial products or used as templates to enable quick creation of productive software. The book covers both the ARM and Thumb instruction sets, covers Intel's XScale Processors, outlines distinctions among the versions of the ARM architecture, demonstrates how to implement DSP algorithms, explains exception and interrupt handling, describes the cache technologies that surround the ARM cores as well as the most efficient memory management techniques. A final chapter looks forward to the future of the ARM architecture considering ARMv6, the latest change to the instruction set, which has been designed to improve the DSP and media processing capabilities of the architecture. * No other book describes the ARM core from a system and software perspective. * Author team combines extensive ARM software engineering experience with an in-depth knowledge of ARM developer needs. * Practical, executable code is fully explained in the book and available on the publisher's Website. * Includes a simple embedded operating system | ||
| 500 | |a Table of Contents: -- 1. ARM Embedded Systems -- 1.1 The RISC Design Philosophy -- 1.2 The ARM Design Philosophy -- 1.3 Embedded System Hardware -- 1.4 Embedded System Software -- 1.5 Summary -- 2 ARM Processor Fundamentals -- 2.1 Registers -- 2.2 Current Program Status Register -- 2.3 Pipeline -- 2.4 Exceptions, Interrupts, and the Vector Table -- 2.5 Core Extensions -- 2.6 Architecture Revisions -- 2.7 ARM Processor Families -- 2.8 Summary -- 3 Introduction to the ARM Instruction Set -- 3.1 Data Processing Instructions -- 3.2 Branch Instructions -- 3.3 Load-Store Instructions -- 3.4 Software Interrupt Instruction -- 3.5 Program Status Register Instructions -- 3.6 Loading Constants -- 3.7 ARMv5E Extensions -- 3.8 Conditional Execution -- 3.9 Summary -- 4 Introduction to the Thumb Instruction Set -- 4.1 Thumb Register Usage -- 4.2 ARM-Thumb Interworking -- 4.3 Other Branch Instructions -- 4.4 Data Processing Instructions -- 4.5 Single-Register Load-Store Instructions -- | ||
| 500 | |a - 4.6 Multiple-Register Load-Store Instructions -- 4.7 Stack Instructions -- 4.8 Software Interrupt Instruction -- 4.9 Summary -- 5 Efficient C Programming -- 5.1 Overview of C Compilers and Optimization -- 5.2 Basic C Data Types -- 5.3 C Looping Structures -- 5.4 Register Allocation -- 5.5 Function Calls -- 5.6 Pointer Aliasing -- 5.7 Structure Arrangement -- 5.8 Bit-fields -- 5.9 Unaligned Data and Endianness -- 5.10 Division -- 5.11 Floating Point -- 5.12 Inline Functions and Inline Assembly -- 5.13 Portability Issues -- 5.14 Summary -- 6 Writing and Optimizing ARM Assembly Code -- 6.1 Writing Assembly Code -- 6.2 Profiling and Cycle Counting -- 6.3 Instruction Scheduling -- 6.4 Register Allocation -- 6.5 Conditional Execution -- 6.6 Looping Constructs -- 6.7 Bit Manipulation -- 6.8 Efficient Switches -- 6.9 Handling Unaligned Data -- 6.10 Summary -- 7 Optimized Primitives -- 7.1 Double-Precision Integer Multiplication -- 7.2 Integer Normalization and Count Leading Zeros -- | ||
| 500 | |a - 7.3 Division -- 7.4 Square Roots -- 7.5 Transcendental Functions: log, exp, sin, cos -- 7.6 Endian Reversal and Bit Operations -- 7.7 Saturated and Rounded Arithmetic -- 7.8 Random Number Generation -- 7.9 Summary -- 8 Digital Signal Processing -- 8.1 Representing a Digital Signal -- 8.2 Introduction to DSP on the ARM -- 8.3 FIR filters -- 8.4 IIR Filters -- 8.5 The Discrete Fourier Transform -- 8.6 Summary -- 9 Exception and Interruput Handling -- 9.1 Exception Handling -- 9.2 Interrupts -- 9.3 Interrupt Handling Schemes -- 9.4 Summary -- 10 Firmware -- 10.1 Firmware and Bootloader -- 10.2 Example: Sandstone -- 10.3 Summary -- 11 Embedded Operating Systems -- 11.1 Fundamental Components -- 11.2 Example: Simple Little Operating System -- 11.3 Summary -- 12 Caches -- 12.1 The Memory Hierarchy and Cache Memory -- 12.2 Cache Architecture -- 12.3 Cache Policy -- 12.4 Coprocessor 15 and Caches -- 12.5 Flushing and Cleaning Cache Memory -- 12.6 Cache Lockdown -- | ||
| 500 | |a - 12.7 Caches and Software Performance -- 12.8 Summary -- 13 Memory Protection Units -- 13.1 Protected Regions -- 13.2 Initializing the MPU, Caches, and Write Buffer -- 13.3 Demonstration of an MPU system -- 13.4 Summary -- 14 Memory Management Units -- 14.1 Moving from an MPU to an MMU -- 14.2 How Virtual Memory Works -- 14.3 Details of the ARM MMU -- 14.4 Page Tables -- 14.5 The Translation Lookaside Buffer -- 14.6 Domains and Memory Access Permission -- 14.7 The Caches and Write Buffer -- 14.8 Coprocessor 15 and MMU Configuration -- 14.9 The Fast Context Switch Extension -- 14.10 Demonstration: A Small Virtual Memory System -- 14.11 The Demonstration as mmuSLOS -- 14.12 Summary -- 15 The Future of the Architecture -- by John Rayfield -- 15.1 Advanced DSP and SIMD Support in ARMv6 -- 15.2 System and Multiprocessor Support Additions to ARMv6 -- 15.3 ARMv6 Implementations -- 15.4 Future Technologies beyond ARMv6 -- 15.5 Conclusions -- Appendix A: ARM and Thumb Assembler Instructions -- | ||
| 500 | |a - Appendix: B ARM and Thumb Instruction Encodings -- Appendix C: Processors and Architecture -- Appendix D: Instruction Cycle Timings -- Appendix E: Suggested Reading -- Index | ||
| 500 | |a Includes bibliographical references (pages 667-668) and index | ||
| 650 | 7 | |a COMPUTERS / Programming / Open Source |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Software Development & Engineering / Tools |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Software Development & Engineering / General |2 bisacsh | |
| 650 | 7 | |a Computer architecture |2 fast | |
| 650 | 7 | |a Computer software / Development |2 fast | |
| 650 | 7 | |a RISC microprocessors |2 fast | |
| 650 | 7 | |a Desenvolvimento de software |2 larpcal | |
| 650 | 7 | |a Computer software / Development |2 local | |
| 650 | 7 | |a RISC microprocessors |2 local | |
| 650 | 7 | |a Computer architecture |2 local | |
| 650 | 4 | |a Computer software |x Development | |
| 650 | 4 | |a RISC microprocessors | |
| 650 | 4 | |a Computer architecture | |
| 650 | 0 | 7 | |a Eingebettetes System |0 (DE-588)4396978-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a ARM |g Computerarchitektur |0 (DE-588)4706184-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Softwareentwicklung |0 (DE-588)4116522-6 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a ARM |g Computerarchitektur |0 (DE-588)4706184-4 |D s |
| 689 | 0 | 1 | |a Eingebettetes System |0 (DE-588)4396978-1 |D s |
| 689 | 0 | 2 | |a Softwareentwicklung |0 (DE-588)4116522-6 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Symes, Dominic |e Sonstige |4 oth | |
| 700 | 1 | |a Wright, Chris |e Sonstige |4 oth | |
| 856 | 4 | 0 | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=195163 |x Aggregator |3 Volltext |
| 912 | |a ZDB-4-EBA | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028469173 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=195163 |l FAW01 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=195163 |l FAW02 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804175410636783616 |
|---|---|
| any_adam_object | |
| author | Sloss, Andrew N. |
| author_facet | Sloss, Andrew N. |
| author_role | aut |
| author_sort | Sloss, Andrew N. |
| author_variant | a n s an ans |
| building | Verbundindex |
| bvnumber | BV043044636 |
| collection | ZDB-4-EBA |
| ctrlnum | (OCoLC)162129895 (DE-599)BVBBV043044636 |
| dewey-full | 005.1 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 005 - Computer programming, programs, data, security |
| dewey-raw | 005.1 |
| dewey-search | 005.1 |
| dewey-sort | 15.1 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>09008nmm a2200709zc 4500</leader><controlfield tag="001">BV043044636</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">151123s2004 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0080490492</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">0-08-049049-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1558608745</subfield><subfield code="9">1-55860-874-5</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780080490496</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">978-0-08-049049-6</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781558608740</subfield><subfield code="9">978-1-55860-874-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)162129895</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043044636</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1046</subfield><subfield code="a">DE-1047</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">005.1</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Sloss, Andrew N.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">ARM system developer's guide</subfield><subfield code="b">designing and optimizing system software</subfield><subfield code="c">Andrew N. Sloss, Dominic Symes, Chris Wright ; with a contribution by John Rayfield</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">San Francisco, CA</subfield><subfield code="b">Elsevier/ Morgan Kaufman</subfield><subfield code="c">©2004</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xiii, 689 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Over the last ten years, the ARM architecture has become one of the most pervasive architectures in the world, with more than 2 billion ARM-based processors embedded in products ranging from cell phones to automotive braking systems. A world-wide community of ARM developers in semiconductor and product design companies includes software developers, system designers and hardware engineers. To date no book has directly addressed their need to develop the system and software for an ARM-based system. This text fills that gap. This book provides a comprehensive description of the operation of the ARM core from a developers perspective with a clear emphasis on software. It demonstrates not only how to write efficient ARM software in C and assembly but also how to optimize code. Example code throughout the book can be integrated into commercial products or used as templates to enable quick creation of productive software. The book covers both the ARM and Thumb instruction sets, covers Intel's XScale Processors, outlines distinctions among the versions of the ARM architecture, demonstrates how to implement DSP algorithms, explains exception and interrupt handling, describes the cache technologies that surround the ARM cores as well as the most efficient memory management techniques. A final chapter looks forward to the future of the ARM architecture considering ARMv6, the latest change to the instruction set, which has been designed to improve the DSP and media processing capabilities of the architecture. * No other book describes the ARM core from a system and software perspective. * Author team combines extensive ARM software engineering experience with an in-depth knowledge of ARM developer needs. * Practical, executable code is fully explained in the book and available on the publisher's Website. * Includes a simple embedded operating system</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Table of Contents: -- 1. ARM Embedded Systems -- 1.1 The RISC Design Philosophy -- 1.2 The ARM Design Philosophy -- 1.3 Embedded System Hardware -- 1.4 Embedded System Software -- 1.5 Summary -- 2 ARM Processor Fundamentals -- 2.1 Registers -- 2.2 Current Program Status Register -- 2.3 Pipeline -- 2.4 Exceptions, Interrupts, and the Vector Table -- 2.5 Core Extensions -- 2.6 Architecture Revisions -- 2.7 ARM Processor Families -- 2.8 Summary -- 3 Introduction to the ARM Instruction Set -- 3.1 Data Processing Instructions -- 3.2 Branch Instructions -- 3.3 Load-Store Instructions -- 3.4 Software Interrupt Instruction -- 3.5 Program Status Register Instructions -- 3.6 Loading Constants -- 3.7 ARMv5E Extensions -- 3.8 Conditional Execution -- 3.9 Summary -- 4 Introduction to the Thumb Instruction Set -- 4.1 Thumb Register Usage -- 4.2 ARM-Thumb Interworking -- 4.3 Other Branch Instructions -- 4.4 Data Processing Instructions -- 4.5 Single-Register Load-Store Instructions -- </subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a"> - 4.6 Multiple-Register Load-Store Instructions -- 4.7 Stack Instructions -- 4.8 Software Interrupt Instruction -- 4.9 Summary -- 5 Efficient C Programming -- 5.1 Overview of C Compilers and Optimization -- 5.2 Basic C Data Types -- 5.3 C Looping Structures -- 5.4 Register Allocation -- 5.5 Function Calls -- 5.6 Pointer Aliasing -- 5.7 Structure Arrangement -- 5.8 Bit-fields -- 5.9 Unaligned Data and Endianness -- 5.10 Division -- 5.11 Floating Point -- 5.12 Inline Functions and Inline Assembly -- 5.13 Portability Issues -- 5.14 Summary -- 6 Writing and Optimizing ARM Assembly Code -- 6.1 Writing Assembly Code -- 6.2 Profiling and Cycle Counting -- 6.3 Instruction Scheduling -- 6.4 Register Allocation -- 6.5 Conditional Execution -- 6.6 Looping Constructs -- 6.7 Bit Manipulation -- 6.8 Efficient Switches -- 6.9 Handling Unaligned Data -- 6.10 Summary -- 7 Optimized Primitives -- 7.1 Double-Precision Integer Multiplication -- 7.2 Integer Normalization and Count Leading Zeros -- </subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a"> - 7.3 Division -- 7.4 Square Roots -- 7.5 Transcendental Functions: log, exp, sin, cos -- 7.6 Endian Reversal and Bit Operations -- 7.7 Saturated and Rounded Arithmetic -- 7.8 Random Number Generation -- 7.9 Summary -- 8 Digital Signal Processing -- 8.1 Representing a Digital Signal -- 8.2 Introduction to DSP on the ARM -- 8.3 FIR filters -- 8.4 IIR Filters -- 8.5 The Discrete Fourier Transform -- 8.6 Summary -- 9 Exception and Interruput Handling -- 9.1 Exception Handling -- 9.2 Interrupts -- 9.3 Interrupt Handling Schemes -- 9.4 Summary -- 10 Firmware -- 10.1 Firmware and Bootloader -- 10.2 Example: Sandstone -- 10.3 Summary -- 11 Embedded Operating Systems -- 11.1 Fundamental Components -- 11.2 Example: Simple Little Operating System -- 11.3 Summary -- 12 Caches -- 12.1 The Memory Hierarchy and Cache Memory -- 12.2 Cache Architecture -- 12.3 Cache Policy -- 12.4 Coprocessor 15 and Caches -- 12.5 Flushing and Cleaning Cache Memory -- 12.6 Cache Lockdown -- </subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a"> - 12.7 Caches and Software Performance -- 12.8 Summary -- 13 Memory Protection Units -- 13.1 Protected Regions -- 13.2 Initializing the MPU, Caches, and Write Buffer -- 13.3 Demonstration of an MPU system -- 13.4 Summary -- 14 Memory Management Units -- 14.1 Moving from an MPU to an MMU -- 14.2 How Virtual Memory Works -- 14.3 Details of the ARM MMU -- 14.4 Page Tables -- 14.5 The Translation Lookaside Buffer -- 14.6 Domains and Memory Access Permission -- 14.7 The Caches and Write Buffer -- 14.8 Coprocessor 15 and MMU Configuration -- 14.9 The Fast Context Switch Extension -- 14.10 Demonstration: A Small Virtual Memory System -- 14.11 The Demonstration as mmuSLOS -- 14.12 Summary -- 15 The Future of the Architecture -- by John Rayfield -- 15.1 Advanced DSP and SIMD Support in ARMv6 -- 15.2 System and Multiprocessor Support Additions to ARMv6 -- 15.3 ARMv6 Implementations -- 15.4 Future Technologies beyond ARMv6 -- 15.5 Conclusions -- Appendix A: ARM and Thumb Assembler Instructions -- </subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a"> - Appendix: B ARM and Thumb Instruction Encodings -- Appendix C: Processors and Architecture -- Appendix D: Instruction Cycle Timings -- Appendix E: Suggested Reading -- Index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (pages 667-668) and index</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Programming / Open Source</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Software Development & Engineering / Tools</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Software Development & Engineering / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer architecture</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer software / Development</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">RISC microprocessors</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Desenvolvimento de software</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer software / Development</subfield><subfield code="2">local</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">RISC microprocessors</subfield><subfield code="2">local</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer architecture</subfield><subfield code="2">local</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer software</subfield><subfield code="x">Development</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">RISC microprocessors</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">ARM</subfield><subfield code="g">Computerarchitektur</subfield><subfield code="0">(DE-588)4706184-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Softwareentwicklung</subfield><subfield code="0">(DE-588)4116522-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">ARM</subfield><subfield code="g">Computerarchitektur</subfield><subfield code="0">(DE-588)4706184-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Softwareentwicklung</subfield><subfield code="0">(DE-588)4116522-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Symes, Dominic</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Wright, Chris</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=195163</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-EBA</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028469173</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=195163</subfield><subfield code="l">FAW01</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=195163</subfield><subfield code="l">FAW02</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV043044636 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:15:51Z |
| institution | BVB |
| isbn | 0080490492 1558608745 9780080490496 9781558608740 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028469173 |
| oclc_num | 162129895 |
| open_access_boolean | |
| owner | DE-1046 DE-1047 |
| owner_facet | DE-1046 DE-1047 |
| physical | 1 Online-Ressource (xiii, 689 pages) |
| psigel | ZDB-4-EBA ZDB-4-EBA FAW_PDA_EBA |
| publishDate | 2004 |
| publishDateSearch | 2004 |
| publishDateSort | 2004 |
| publisher | Elsevier/ Morgan Kaufman |
| record_format | marc |
| spelling | Sloss, Andrew N. Verfasser aut ARM system developer's guide designing and optimizing system software Andrew N. Sloss, Dominic Symes, Chris Wright ; with a contribution by John Rayfield San Francisco, CA Elsevier/ Morgan Kaufman ©2004 1 Online-Ressource (xiii, 689 pages) txt rdacontent c rdamedia cr rdacarrier Over the last ten years, the ARM architecture has become one of the most pervasive architectures in the world, with more than 2 billion ARM-based processors embedded in products ranging from cell phones to automotive braking systems. A world-wide community of ARM developers in semiconductor and product design companies includes software developers, system designers and hardware engineers. To date no book has directly addressed their need to develop the system and software for an ARM-based system. This text fills that gap. This book provides a comprehensive description of the operation of the ARM core from a developers perspective with a clear emphasis on software. It demonstrates not only how to write efficient ARM software in C and assembly but also how to optimize code. Example code throughout the book can be integrated into commercial products or used as templates to enable quick creation of productive software. The book covers both the ARM and Thumb instruction sets, covers Intel's XScale Processors, outlines distinctions among the versions of the ARM architecture, demonstrates how to implement DSP algorithms, explains exception and interrupt handling, describes the cache technologies that surround the ARM cores as well as the most efficient memory management techniques. A final chapter looks forward to the future of the ARM architecture considering ARMv6, the latest change to the instruction set, which has been designed to improve the DSP and media processing capabilities of the architecture. * No other book describes the ARM core from a system and software perspective. * Author team combines extensive ARM software engineering experience with an in-depth knowledge of ARM developer needs. * Practical, executable code is fully explained in the book and available on the publisher's Website. * Includes a simple embedded operating system Table of Contents: -- 1. ARM Embedded Systems -- 1.1 The RISC Design Philosophy -- 1.2 The ARM Design Philosophy -- 1.3 Embedded System Hardware -- 1.4 Embedded System Software -- 1.5 Summary -- 2 ARM Processor Fundamentals -- 2.1 Registers -- 2.2 Current Program Status Register -- 2.3 Pipeline -- 2.4 Exceptions, Interrupts, and the Vector Table -- 2.5 Core Extensions -- 2.6 Architecture Revisions -- 2.7 ARM Processor Families -- 2.8 Summary -- 3 Introduction to the ARM Instruction Set -- 3.1 Data Processing Instructions -- 3.2 Branch Instructions -- 3.3 Load-Store Instructions -- 3.4 Software Interrupt Instruction -- 3.5 Program Status Register Instructions -- 3.6 Loading Constants -- 3.7 ARMv5E Extensions -- 3.8 Conditional Execution -- 3.9 Summary -- 4 Introduction to the Thumb Instruction Set -- 4.1 Thumb Register Usage -- 4.2 ARM-Thumb Interworking -- 4.3 Other Branch Instructions -- 4.4 Data Processing Instructions -- 4.5 Single-Register Load-Store Instructions -- - 4.6 Multiple-Register Load-Store Instructions -- 4.7 Stack Instructions -- 4.8 Software Interrupt Instruction -- 4.9 Summary -- 5 Efficient C Programming -- 5.1 Overview of C Compilers and Optimization -- 5.2 Basic C Data Types -- 5.3 C Looping Structures -- 5.4 Register Allocation -- 5.5 Function Calls -- 5.6 Pointer Aliasing -- 5.7 Structure Arrangement -- 5.8 Bit-fields -- 5.9 Unaligned Data and Endianness -- 5.10 Division -- 5.11 Floating Point -- 5.12 Inline Functions and Inline Assembly -- 5.13 Portability Issues -- 5.14 Summary -- 6 Writing and Optimizing ARM Assembly Code -- 6.1 Writing Assembly Code -- 6.2 Profiling and Cycle Counting -- 6.3 Instruction Scheduling -- 6.4 Register Allocation -- 6.5 Conditional Execution -- 6.6 Looping Constructs -- 6.7 Bit Manipulation -- 6.8 Efficient Switches -- 6.9 Handling Unaligned Data -- 6.10 Summary -- 7 Optimized Primitives -- 7.1 Double-Precision Integer Multiplication -- 7.2 Integer Normalization and Count Leading Zeros -- - 7.3 Division -- 7.4 Square Roots -- 7.5 Transcendental Functions: log, exp, sin, cos -- 7.6 Endian Reversal and Bit Operations -- 7.7 Saturated and Rounded Arithmetic -- 7.8 Random Number Generation -- 7.9 Summary -- 8 Digital Signal Processing -- 8.1 Representing a Digital Signal -- 8.2 Introduction to DSP on the ARM -- 8.3 FIR filters -- 8.4 IIR Filters -- 8.5 The Discrete Fourier Transform -- 8.6 Summary -- 9 Exception and Interruput Handling -- 9.1 Exception Handling -- 9.2 Interrupts -- 9.3 Interrupt Handling Schemes -- 9.4 Summary -- 10 Firmware -- 10.1 Firmware and Bootloader -- 10.2 Example: Sandstone -- 10.3 Summary -- 11 Embedded Operating Systems -- 11.1 Fundamental Components -- 11.2 Example: Simple Little Operating System -- 11.3 Summary -- 12 Caches -- 12.1 The Memory Hierarchy and Cache Memory -- 12.2 Cache Architecture -- 12.3 Cache Policy -- 12.4 Coprocessor 15 and Caches -- 12.5 Flushing and Cleaning Cache Memory -- 12.6 Cache Lockdown -- - 12.7 Caches and Software Performance -- 12.8 Summary -- 13 Memory Protection Units -- 13.1 Protected Regions -- 13.2 Initializing the MPU, Caches, and Write Buffer -- 13.3 Demonstration of an MPU system -- 13.4 Summary -- 14 Memory Management Units -- 14.1 Moving from an MPU to an MMU -- 14.2 How Virtual Memory Works -- 14.3 Details of the ARM MMU -- 14.4 Page Tables -- 14.5 The Translation Lookaside Buffer -- 14.6 Domains and Memory Access Permission -- 14.7 The Caches and Write Buffer -- 14.8 Coprocessor 15 and MMU Configuration -- 14.9 The Fast Context Switch Extension -- 14.10 Demonstration: A Small Virtual Memory System -- 14.11 The Demonstration as mmuSLOS -- 14.12 Summary -- 15 The Future of the Architecture -- by John Rayfield -- 15.1 Advanced DSP and SIMD Support in ARMv6 -- 15.2 System and Multiprocessor Support Additions to ARMv6 -- 15.3 ARMv6 Implementations -- 15.4 Future Technologies beyond ARMv6 -- 15.5 Conclusions -- Appendix A: ARM and Thumb Assembler Instructions -- - Appendix: B ARM and Thumb Instruction Encodings -- Appendix C: Processors and Architecture -- Appendix D: Instruction Cycle Timings -- Appendix E: Suggested Reading -- Index Includes bibliographical references (pages 667-668) and index COMPUTERS / Programming / Open Source bisacsh COMPUTERS / Software Development & Engineering / Tools bisacsh COMPUTERS / Software Development & Engineering / General bisacsh Computer architecture fast Computer software / Development fast RISC microprocessors fast Desenvolvimento de software larpcal Computer software / Development local RISC microprocessors local Computer architecture local Computer software Development RISC microprocessors Computer architecture Eingebettetes System (DE-588)4396978-1 gnd rswk-swf ARM Computerarchitektur (DE-588)4706184-4 gnd rswk-swf Softwareentwicklung (DE-588)4116522-6 gnd rswk-swf ARM Computerarchitektur (DE-588)4706184-4 s Eingebettetes System (DE-588)4396978-1 s Softwareentwicklung (DE-588)4116522-6 s 1\p DE-604 Symes, Dominic Sonstige oth Wright, Chris Sonstige oth http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=195163 Aggregator Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Sloss, Andrew N. ARM system developer's guide designing and optimizing system software COMPUTERS / Programming / Open Source bisacsh COMPUTERS / Software Development & Engineering / Tools bisacsh COMPUTERS / Software Development & Engineering / General bisacsh Computer architecture fast Computer software / Development fast RISC microprocessors fast Desenvolvimento de software larpcal Computer software / Development local RISC microprocessors local Computer architecture local Computer software Development RISC microprocessors Computer architecture Eingebettetes System (DE-588)4396978-1 gnd ARM Computerarchitektur (DE-588)4706184-4 gnd Softwareentwicklung (DE-588)4116522-6 gnd |
| subject_GND | (DE-588)4396978-1 (DE-588)4706184-4 (DE-588)4116522-6 |
| title | ARM system developer's guide designing and optimizing system software |
| title_auth | ARM system developer's guide designing and optimizing system software |
| title_exact_search | ARM system developer's guide designing and optimizing system software |
| title_full | ARM system developer's guide designing and optimizing system software Andrew N. Sloss, Dominic Symes, Chris Wright ; with a contribution by John Rayfield |
| title_fullStr | ARM system developer's guide designing and optimizing system software Andrew N. Sloss, Dominic Symes, Chris Wright ; with a contribution by John Rayfield |
| title_full_unstemmed | ARM system developer's guide designing and optimizing system software Andrew N. Sloss, Dominic Symes, Chris Wright ; with a contribution by John Rayfield |
| title_short | ARM system developer's guide |
| title_sort | arm system developer s guide designing and optimizing system software |
| title_sub | designing and optimizing system software |
| topic | COMPUTERS / Programming / Open Source bisacsh COMPUTERS / Software Development & Engineering / Tools bisacsh COMPUTERS / Software Development & Engineering / General bisacsh Computer architecture fast Computer software / Development fast RISC microprocessors fast Desenvolvimento de software larpcal Computer software / Development local RISC microprocessors local Computer architecture local Computer software Development RISC microprocessors Computer architecture Eingebettetes System (DE-588)4396978-1 gnd ARM Computerarchitektur (DE-588)4706184-4 gnd Softwareentwicklung (DE-588)4116522-6 gnd |
| topic_facet | COMPUTERS / Programming / Open Source COMPUTERS / Software Development & Engineering / Tools COMPUTERS / Software Development & Engineering / General Computer architecture Computer software / Development RISC microprocessors Desenvolvimento de software Computer software Development Eingebettetes System ARM Computerarchitektur Softwareentwicklung |
| url | http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=195163 |
| work_keys_str_mv | AT slossandrewn armsystemdevelopersguidedesigningandoptimizingsystemsoftware AT symesdominic armsystemdevelopersguidedesigningandoptimizingsystemsoftware AT wrightchris armsystemdevelopersguidedesigningandoptimizingsystemsoftware |